

DIGITAL SIGNAL PROCESSING

DIGITAL THEORY

ANALOG: A SYSTEM CAPABLE OF PRODUCING AN OUTPUT THAT IS CONTINUOUSLY VARIABLE

DIGITAL - A SYSTEM THAT PRODUCES AN OUTPUT OF TWO STATES ONLY.

CMOS : COMPLEMENTARY METAL OXIDE SILICON
N & P CHANNEL MOS FETs.
LOW SPEED / LOW POWER CONSUMPTION

TTL - TRANSISTOR TRANSISTOR LOGIC
HIGH SPEED

DTL - DIODE TRANSISTOR LOGIC
A COMBINATION OF TRANSISTORS AND DIODES TO IMPLEMENT THE REQUIRED FUNCTION


HTL - HIGH THRESHOLD LOGIC
HIGH NOISE IMMUNITY
ESPECIALLY USEFUL IN INDUSTRIAL CONTROL APPLICATIONS.

ECL - Emitter coupled logic.
VERY SHORT GATE PROPAGATION DELAY TIME.

TORS AND DIODES TO
FUNCTION

INDUSTRIAL


AGATION



SYNCHRONOUS LOGIC - MASTER (CLOCK - SQUARE WAVE GENERATOR)
- PROVIDE REGULAR TIMING (OR) CLOCKING PULSES.


ASYNCHRONOUS LOGIC - EVENTS OCCUR AFTER THE PREVIOUS EVENT IS COMPLETED.
- TO SET UP CHAIN REACTION OF EVENTS.

AND GATE




TRUTH TABLE

A	B	Z
0	0	0
0	1	0
1	0	0
1	1	1




OR GATE




A	B	Z
1	0	1
0	1	1
1	1	1
0	0	0


NOT GATE (INVERTER)




A	Z
0	1
1	0




NAND GATE





III




A	B	Z
0	0	1
0	1	1
1	0	1
1	1	0



NOR GATE




A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0



Ex - OR

A	B	Z
0	0	0
0	1	1
1	0	1
1	1	0



ICs


GATE TYPE	Cmos	TTL
AND	4081	7402
OR	4071	7432
NAND	4011, 4023 4012, 4068	7400, 7410 7410, 7430
NOR	4001	7402
EX OR	4070	7486
EX NOR	4077	9386

BOOLEAN ALGEBRA

AND




OR




NOT



N AND



NOR



BOOLEAN POSTULATES

$$0 \cdot 0 = 0$$

$$1 + 1 = 1$$

$$0 + 0 = 0$$

$$1 \cdot 1 = 1$$

$$1 \cdot 0 = 0 \cdot 1 = 0$$

$$1 + 0 = 0 + 1 = 1$$

$$A + 0 = A$$

$$A \cdot 0 = 0$$

$$A + 1 = 1$$

$$A + A = A$$

$$A \cdot A = A$$

$$A + \overline{1} = 1$$

$$A \cdot \overline{A} = 0$$


$$A + B = B + A$$

$$\overline{\overline{A}} = A$$


$$A \cdot B = B \cdot A$$

EQUIVALENT

N AND



NOR



BOOLEAN POSTULATES

$$0 \cdot 0 = 0$$

$$1 + 1 = 1$$

$$0 + 0 = 0$$

$$1 \cdot 1 = 1$$

$$1 \cdot 0 = 0 \cdot 1 = 0$$

$$1 + 0 = 0 + 1 = 1$$

$$A \cdot 0 = 0$$

$$A + 1 = 1$$

$$A + A = A$$

$$A \cdot A = A$$

$$A + \overline{A} = 1$$

$$A \cdot \overline{A} = 0$$

$$A + B = B + A$$

$$\overline{\overline{A}} = A$$

$$A \cdot B = B \cdot A$$

DEMORGAN THEOREM

$$A + B = \overline{\overline{A}, \overline{B}}$$

$$(A \cdot B) + (C + D) = (\overline{A} + \overline{B}) \cdot (\overline{C} + \overline{D})$$

USE NAND

GATE

NOT

AND

OR

NAND

NOR






DEMORGAN THEOREM

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$


$$(A+B) \cdot (C+D) = (\overline{\overline{A} + \overline{B}}) + (\overline{\overline{C} + \overline{D}})$$

EQUIVALENT GATES

USE NAND & NOR GATES TO GET AND, OR, NOR, EX OR
NOT FUNCTIONS.

GATE	NAND EQUIVALENT	NOR EQUIVALENT
NOT		
AND		
OR		
NAND		
NOR		


AND



TRUTH


A	B	C
0	0	0
0	1	1
1	1	1

OR




Boolean ALGEBRA

AND




OR




NOT



N. AND



NOR



BOOLEAN POSTULATES

$$0 \cdot 0 = 0$$

$$1 + 1 = 1$$

$$0 + 0 = 0$$

$$1 \cdot 1 = 1$$

$$1 \cdot 0 = 0 \cdot 1 = 0$$

$$1 + 0 = 0 + 1 = 1$$

$$A + 0 = A$$

$$A \cdot 0 = 0$$

$$A + 1 = 1$$

$$A + A = A$$

$$A \cdot A = A$$

$$A + \bar{A} = 1$$

$$A \cdot \bar{A} = 0$$

$$A + B = B + A$$


$$\bar{\bar{A}} = A$$

$$A \cdot B = B \cdot A$$

EQUIVALENT GATE

USE NAND &

N AND




$$1 + 0 = 0 + 1 = 1$$

DEMORGAN THEOREM

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

NOR



$$A + 0 = A$$

$$A \cdot 0 = 0$$

$$A + 1 = 1$$

$$A + A = A$$

$$A \cdot A = A$$

$$A + \overline{A} = 1$$

$$A \cdot \overline{A} = 0$$

$$A + B = B + A$$

$$\overline{\overline{A}} = A$$

$$A \cdot B = B \cdot A$$

BOOLEAN POSTULATES

$$0 \cdot 0 = 0$$

$$1 + 1 = 1$$










$$0 + 0 = 0$$

$$1 \cdot 1 = 1$$


$$1 \cdot 0 = 0 \cdot 1 = 0$$

GATE

NAND EQUIV



ADDER CIRCUIT




TRUTH TABLE

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

$$\begin{array}{r} + \\ 9 \\ \hline 10 \\ \text{CARRY} \end{array}$$


$$\begin{array}{r} | \\ 2 | 9 \\ \hline 4 \end{array}$$

HALF ADDER



TRUTH TABLE


A	B	Sum	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




HALF ADDER CAN ONLY ADD TWO

BINARY BITS, IT DOES NOT ALLOW FOR A CARRY IN FROM

FULL ADDER



FULL ADDER



TRUTH TABLE OF FULL ADDER

INPUTS			OUTPUTS	
A	B	C _{IN}	SUM	C _{OUT}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	1	0	0	1
1	1	1	1	1

EX-OR

A	B	Z
0	0	0
1	0	1
0	1	1
1	1	0

FULL ADDER

USE FOR 4 BIT BINARY
NUMBER.

AND
OR
NAND

NOR



EX-OR

ADD TWO

ALLOW FOR A CARRY IN FROM PREVIOUS ADDITION


TRUTH TABLE OF FULL ADDER

INPUTS			OUTPUTS	
A	B	CIN	SUM	COUT
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	1	0	0	1
1	1	1	1	1




FULL ADDER

USE FOR 4 BIT BINARY
NUMBER.



CASCADING

CASCADING 4 FULL ADDERS TO ADD TWO, 4 BIT
BINARY NUMBERS.



ENCODERS & DECODERS

ANY DATA WITHIN A DIGITAL CIRCUIT IS COMPRISED OF "1S" AND "0S", ALTHOUGH AN OUTPUT DEVICE MAY DISPLAY THE DATA IN VARIOUS FORMS, SUCH AS THE OCTAL (OR) HEXADECIMAL FORM.

INPUT DEVICES TO A DIGITAL CIRCUIT, SUCH AS KEY BOARD (OR) A DIGITAL TRANSDUCER WILL INPUT THE BINARY INFORMATION IN A FORM OTHER THAN STRAIGHT BINARY; THAT IS, AS A CODE.

TO CHANGE THE BINARY DATA CODES FROM ONE FORM TO ANOTHER, DECODERS AND ENCODERS ARE USED.

BCD


BINARY CODED DECIMAL

$$23_{10}$$

$$= 0010 \ 0011 \text{ (BCD)}$$

$$2579_{10}$$

$$= 0010 \ 0101 \ 0111 \ 1001 \text{ (BCD)}$$




0
1
2
3
4
5
6
7
8
9

TABLE DECIMAL \rightarrow BCD

DECIMAL	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

GRAY CODE




CONTINUOUS
LIGHT
ANALOG

WHEEL ROTATION

BINARY
CODES
(DIGITAL)

GRAY CODE





GRAY CODE TABLE

DECIMAL	BIN. ARAY	GRAY CODE
0	0 0 0 0	0 0 0 0
1	0 0 0 1	0 0 0 1
2	0 0 1 0	0 0 1 1
3	0 0 1 1	0 0 1 0
4	0 1 0 0	0 1 1 0
5	0 1 0 1	0 1 1 1
6	0 1 1 0	0 1 0 1
7	0 1 1 1	0 1 0 0
8	1 0 0 0	1 1 0 0
9	1 0 0 1	1 1 0 1
10	1 0 1 0	1 1 1 1
11	1 0 1 1	1 1 1 0
12	1 1 0 0	1 0 1 0
13	1 1 0 1	1 0 1 1
14	1 1 1 0	1 0 0 1
15	1 1 1 1	1 0 0 0

DECODER AND ENCODER

A DECODER IS DEFINED AS A DEVICE THAT HAS A NUMBER OF INPUTS AND OUTPUTS, BUT ACTIVATES ONLY ONE OUTPUT FOR A GIVEN INPUT CODE


AN ENCODER IS A DEVICE THAT HAS A NUMBER OF INPUTS AND OUTPUTS BUT PRODUCES A SPECIFIC CODE AT THE OUTPUT WHEN ONLY ONE INPUT AT A TIME IS ACTIVATED.




$$\begin{array}{r} \text{INPUT} \\ |011| \longrightarrow 1 \times 2^3 + 0 \times 2^2 \\ = 8 + 0 \\ = 11 \end{array}$$

$$\begin{array}{r} \text{PARALLEL} \\ \text{FUNCTION} \\ \hline \end{array}$$

AS A DEVICE THAT HAS A NUMBER OF
BUT ACTIVATES ONLY ONE OUTPUT FOR




DEVICE THAT HAS A NUMBER OF INPUTS
PRODUCES A SPECIFIC CODE AT THE OUTPUT
AT A TIME IS ACTIVATED.



$$\begin{aligned}
 |0\ 1| &\longrightarrow 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 \\
 \text{INPUT} &= 8 + 0 + 2 + 1 \\
 &= 11
 \end{aligned}$$

PARALLEL
FUNCTION

CONSTRUCTING DECODER BY DIGITAL GATES



THERMO COUPLES

TYPE	MATERIAL (+)	MATERIAL (-)	$\Delta U / \text{C AT } 100\text{C} (\mu\text{V})$	USABLE RANGE (°C)	COMMENT
E	CHROMEL (90% NICKEL, 10% CHROMIUM /	CONSTANTAN (57% COPPER, 43% NICKEL)	68	0 TO 800	HIGHEST OUTPUT THERMO COUPLE
T	COPPER	CONSTANTAN	46	-185 TO +300	USED FOR MILDELY OXIDISING AT MOSSBROOK
K	CHROMEL	ALUMEL 9.4% NICKEL, 3% MANGANESE 2% ALUMINIUM 1% SILICON	42	0 TO 1100	GENERAL PURPOSE WIDELY USED
J	IRON	CONSTANTAN	46	20 TO 700	USED WITH REDUCING ATMOSPHERE
R/S	PLATINUM / 13% RHODIUM PLATINUM		8	0 TO 1600	HIGH TEMPERATURES
V/u	COPPER	COPPER / NICKEL			COMPENSATING CABLE UP TO 50°C

THERMISTOR

THESE ARE TEMPERATURE DEPENDENT RESISTORS. THEIR RESISTANCE IS DETERMINED BY THEIR TEMPERATURE.

COMMENT

HIGHEST OUT PUT
THERMO COUPLE

USED FOR
MILDLY OXIDISING
AT MOOSPHERE

GENERAL PURPOSE
WIDELY USED

USED WITH
REDUCING
ATMOSPHERE

HIGH TEMPERATURE

COMPENSATING
CABLE
UP TO 50°C

TWO BASIC TYPES

PURE METAL

METAL OXIDE

PURE METAL

RESISTANCE TEMPERATURE DETECTOR (RTD)

METAL OXIDE

→ POSITIVE TEMPERATURE COEFFICIENT (PTC)

RESISTANCE DECREASES FOR A TEMPERATURE DECREASES

→ NEGATIVE TEMPERATURE COEFFICIENT (NTC)


RESISTANCE DECREASES FOR A TEMPERATURE INCREASES


RESISTANCE RANGE FOR
THERMISTOR

10Ω → 1MΩ
(STANDARD)

100Ω → 100kΩ
(MEASUREMENT)

REFERENCE RESISTANCE
OHMS AT 25°C





ADVANTAGES

SMALL SIZE

FAST RESPONSE

DISADVANTAGES

POOR LINEARITY

LIMITED RANGE

APPLICATIONS

MOTOR PROTECTION


TEMPERATURE MONITORING

MEAT COOKING SENSING

ENGINE EXHAUST TEMPERATURE

SENSING

RTD



THE RESISTANCE TEMPERATURE DETECTOR IS A PURE METAL THERMISTOR. THEY HAVE A POSITIVE TEMPERATURE COEFFICIENT (PTC).

IN INDUSTRIAL STYLE THERMISTORS ARE OFTEN CONSTRUCTED IN A STAINLESS STEEL SHEATH TO PROTECT THE EXPENSIVE DETECTORS.

