

Integrated circuit

Small scale Integration (S.S.I) - A few logic gates.

medium scale Integrated circuit (MSI) - A complete integrated circuit counter

Large Scale Integrated circuit (LSI) - more than 10,000 individual transistors on ~~silicon~~ single silicon chip.

mode of operation

Sequence of operation \rightarrow computer can perform a number of basic operations called machine instructions. which the user selects and orders in a way which solves a particular problem. This sequential list of operations is referred to as a program.

A digital computer utilises the very high speed of execution of each machine instruction usually a few micro seconds by having the required sequence ~~of~~ of instructions (or) program stored within the computer itself. This is known as the stored program concept and is the fundamental difference between a basic calculator and computer system.

Input Temperature

output

Turn on heating element.

decimal system

$$\begin{array}{ccccc} 10^4 & 10^3 & 10^2 & 10^1 & 10^0 \\ 4 & 9 & 5 & 3 & 6 \end{array} = 49536$$

$$4 \times 10^4 + c_1 \times 10^3 + 5 \times 10^2 + 3 \times 10^1 + 6 \times 10^0 = 49536$$

Binary System

$$\begin{array}{ccccc} 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\ 1 & 0 & 1 & 1 & 1 \end{array} = 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$
$$= 23$$

Hex decimal number

4 bit binary pattern

Hex decimal symbol

0000

0

0001

1

0010

2

0011

3

0100

4

0101

5

0110

6

0111

7

1000

8

1001

9

1010

A

1011

B

1100

C

1101

D

1110

E

1111

F

0110

1101

= 6D (Hex)

6

D

1111

0010

= F2 (Hex)

F

2

1011

0100

1000

1110

= B48E (Hex)

B

4



8

E

Program counter

In order to remember which program instruction is to be executed next, the microprocessor contains a register (or temporary information storage location) called the program counter (PC), the contents of which points to the next sequential instruction to be fetched and executed.

Thus during a typical instruction cycle, the next instruction to be executed is read from the memory location indicated by the contents of the program counter.



Problem

① convert the following decimal numbers into their equivalent binary numbers.


(a) 35, (b) 67 (c) 224

Basic structure and operation

A digital computer executes a list of basic machine instructions (the program) which have been selected and ordered by the user to solve a particular task.

In order to exploit the intrinsic high speed of execution of each machine instruction, the program is stored within the computer.

A basic digital computer is comprised of a memory which is primarily used to hold (or) store the program, and some input and output (I/O) ports. These ports form the interface between the computer and the source of input data and the subsequent output data. The complete combination of microprocessor, memory and input & output ports is collectively referred to as a microcomputer.



→ complete program is loaded into memory and is then executed.

- microprocessor
 - Phase (1)
The next instruction is fetched from memory (Fetch cycle)
 - Phase (2)
The next instruction is fetched from memory; then, in the second phase (or) execution cycle. The microprocessor executes (or performs) the action specified by the instruction

prob

Exercise

(5)

2	35	1
2	17	1
2	8	0
2	4	0
2	2	0
	1	

100011

To make 8 bit put 0,0

00100011

$$67 = 01000011$$

$$224 = 11100000$$

Prob (2) Convert the following binary numbers into their equivalent decimal numbers.

(a) 10111 (b) 1010101 (c) 11011011

$$\begin{aligned} \text{(a) } 10111 &= 00010111 = 0 \times 2^7 + 0 \times 2^6 + 0 \times 2^5 + 1 \times 2^4 \\ &\quad + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 \\ &= 16 + 4 + 2 + 1 = 23 \end{aligned}$$

$$\text{Similarly } 1010101 = 85$$

$$11011011 = 219$$

Prob (3) Convert the following decimal numbers into their equivalent hexadecimal number.

(a) 27 (b) 96 (c) 3334

$$27 =$$

2	27	1
2	13	1
2	6	0
2	3	1
	1	

$$\begin{aligned} 11011 &\Rightarrow \begin{array}{cc} 00011011 \\ \downarrow \quad \downarrow \\ 1 \quad 3 \end{array} \\ &= 1B \end{aligned}$$

(b)

96 \Rightarrow

$$\begin{array}{r}
 2 \overline{) 96 - 0} \\
 2 \overline{) 48 - 0} \\
 2 \overline{) 24 - 0} \\
 2 \overline{) 12 - 0} \\
 2 \overline{) 6 - 0} \\
 2 \overline{) 3 - 1} \\
 \hline
 1
 \end{array}$$

⑥

$$1100000 = 0110,0000$$

$\downarrow \quad \downarrow$
 6 0

60 (Hex)

(c)

3334 \Rightarrow

$$\begin{array}{r}
 110,100000110 \\
 \downarrow \quad \downarrow \quad \downarrow \\
 0 \quad 0 \quad 6
 \end{array}
 = 006 \text{ (Hex)}$$

Pb(4)

convert the following hexadecimal numbers into their equivalent decimal numbers.

(a) D3 (b) 2F (c) 2D9E

(a) D3 \Rightarrow 1101, 0011 $= 1 \times 2^7 + 1 \times 2^6 + 0 \times 2^5 + 1 \times 2^4$
 $+ 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 211$

(b) 2F \Rightarrow 0010, 1111 $= 0 \times 2^7 + 0 \times 2^6 + 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2$
 $+ 1 \times 2^1 + 1 \times 2^0 = 47$

(c) 2D9E $=$ 0010, 1101, 1001, 1110

$$\begin{aligned}
 &= 0 \times 2^{15} + 0 \times 2^{14} + 1 \times 2^{13} + 0 \times 2^{12} + 1 \times 2^{11} + 1 \times 2^{10} + 0 \times 2^9 + 1 \times 2^8 \\
 &\quad + 1 \times 2^7 + 0 \times 2^6 + 0 \times 2^5 + 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 \\
 &= 11678
 \end{aligned}$$

Microcomputer Architecture

Microprocessor (CPU)

Memory → Hold the stored program.

Input & output ports → Interface the micro computer to the various input & output devices controlled by it.


Microprocessor

Individual data byte manipulation instructions
(add, subtract)

memory transfer instructions (read data byte from memory
write data byte to memory)

Information is transferred between external devices and the computer system via the input & output ports.

The microprocessor has machine instructions to both read (input) data from a specified port and to write (output) data to a port.

Basic microprocessorRegister

contains a number of registers
(or) temporary storage elements
which can hold or store
a single byte or word

(ALU) Arithmetic Logic Unit - Performs the actual data manipulation.

Timing & control Section - co-ordinates the internal operation of the ALU and registers so that the desired action specified by an instruction is performed.

The micro processor communicates with the memory, both to obtain the individual instructions which make up the program and to access & store data and to transfer data to and from input and output using a highway (or) bus.

Memory

Locations \leftrightarrow address. - Each location contains a binary pattern with a number of bits corresponding to the word length of the computer (typically 8 bits).

Content - The binary pattern stored at an address.

Memory \rightarrow RAM - Random access memory
 \rightarrow ROM - Read only memory.

ROM - Fixed information. during manufacture (or) by the user and consequently can only be operated in a read only mode.

- Hold fixed program
- Non volatile. The stored information is not lost when power supply is removed. low cost / and

Erasable Programmable ROMs (or) EPROM - memory pattern can be changed by the user in a controlled manner.

Microcomputer ArchitectureFunctional units of a micro computer

Microprocessor - CPU

The memory - It is used to hold the stored program.

Input/output - To interface the micro computer to the various ports
input and output devices controlled by it.

Microprocessor

- Execute a number of basic machine instructions.
- Data byte manipulation, instruction (add, subtract)
- memory transfer instruction (Read data byte, transfer between external devices and the computer system via the input and output ports,)
- machine instructions
 - Read (input) data from a specified port
 - Write (output) data to a port.

Register

- contains a number of registers or temporary storage elements which can hold or store a single byte or word.

Arithmetic Logic Unit (ALU)


- Perform the actual data manipulation operations.

Timing Control

- co-ordinate the internal operation of the microprocessor and controls operation of the ALU and registers so that the desired action specified by an instruction is performed.

microprocessor communication

- The microprocessor communicates with the memory both to obtain the individual instructions which make up the program and to access and store data.
- To transfer data to and from input and output ports using a highway (or) bus.



Erase

(9)


- Exposure to intense ultra violet light
- Applying voltage to ~~app~~ specific pins on the integrated circuit.

Highway Structure

Data bus - carries the data associated with a memory or input/output transfer & typically 8 bit wide


Address bus - To specify the memory location (or) Input output port involved in a transfer

Control bus - made up of the various control lines generated by the microprocessor and other system components to synchronise transfer.




Data bus - Bi directional data flow

The processor can write data on to the bus lines to be read by a memory device (or) it can read data from the bus presented by such a device.



It becomes possible to make a single pin a logic input and output by incorporating within the microprocessor logic output gates, a third output state in addition to normal 0 and 1 signals. This third state is a high impedance condition where the output is effectively switched off.




End of the bus

microprocessor	—	Input (or) output	} depending on direction section control
memory	—	Input (or) output	

Address bus consists of 16 lines. (0000) (1hex) → FFFF (1hex)

memory map



2K ⇒ 0000 → 07FF bytes of Rom


256 (2000 → 20FF) bytes of RAM

(11)

Address decoding

Since there are a number of devices connected to the computer highway - ROM and RAM chips, input / output devices etc - it is necessary to ensure that only the device intended for the data transfer responds when a request is made by the microprocessor.


This is accomplished by each device connected to the highway having a chip select (CS) control input, and only when this input is activated does a device respond to the various requests issued on the control bus.



Bus control

The control bus incorporates the timing signals which are generated by the microprocessor to synchronise information transfers between the microprocessor & a memory or input / output port.

Read - RD, Write - WR



Timing Diagram

EXERCISE (2)

Q1 Determine the maximum memory space for an 8 bit microprocessor which has a 14 bit address word. Express your answer in K bytes.

14 bit — 10 bit = $2^{10} = 1024 = 1K$ binary combinations
 4 bit = $2^4 = 16$ binary combinations

$$\begin{array}{r} 2 \times 16 \\ 2 \times 8 \\ 2 \times 4 \end{array}$$

(0000 → 1111)

$\therefore 14 \text{ bit} = 1K \times 16 = 16K$ bytes of memory

Q2 A microcomputer system requires 4K bytes of Rom and 256 bytes of RAM. Determine the start and end addresses of each memory block if the two memories are to occupy contiguous blocks of memory starting at address (0000) hex. Express your answer in hex notation.

(13)

~~4u~~ → $1u = 2^{10} = 1024$ locations. 10 bit
 $4k = 2^{12} = 4096$ locations 12 bit
 $256 = 2^8$ locations 8 bit

~~Ram = $2^{10} \approx 1000$~~ ~~≈ 1000~~ → ~~1000~~ Ram

~~$1000 \times 4 = 4$ Kbytes Ram~~ 0000 ← zero byte



1000

∴ Ram 0000

4×1000 4 Kbyte. Base line → 4×1000

$1u = 2^{10}$

$4u = 4 \times 1u = 4 \times 2^{10} = 2^2 \times 2^{10} = 2^{12}$

8 bit = 0000 0000 → 1111 1111
8 bit c' 256 byte F F

FFFF

not used.

I/P/O/P port.

10 FF

1000

↓ ↓ ↓

0 FFF

Ram

$\times 2$

$4u = 2^{12}$

↑

2^{10}



↓

= 1 K

0000

min → max, 6 bit.

Q3 If the microcomputer in above question requires four additional input/output ports. Define suitable addresses for the ports assuming memory mapped input/output.



Q4 A microcomputer system has the following memory map.

0000 → 0FFF Rom

2000 → 21FF RAM

4000 → 400F I/O

4 bits → 1111 = 4 bit

0000 → 0FFF

2000 → 21FF

Total = 12 bit

9 bit = $2^9 = 512$ byte

Determine the amount of Rom & RAM memory and the number of I/O ports in the system.



4000 → 400F

1111 = 4 bit
 $2^4 = 16$ port

Introduction to Programming and data transfer

microcomputer

- Read binary coded information from its input ports
- manipulate this information according to a program stored within its memory
- subsequently produce output information at its output ports



Program instructions.

* It is necessary to become familiar with the different types of machine instructions which a typical microprocessor executes and to investigate their effect on the total system.

Intel 8085

A	
B	C
D	E
H	L
F	Im
Stack pointer SP	
Program counter PC	

A = 8 bit arithmetic register (accumulator)

BCDE - 4 bit general purpose registers.

F = 8 bit flag register controlled by ALU

Im - 8 bit interrupt control register

HL - two 8 bit registers used to form a 16 bit memory pointer.

SP - Stack pointer register.

16 bit memory address which displays points to the top of a system stack.

PC - Program counter register which contains a 16 bit memory address which points to the next instruction to be executed.

Assembly Language

- Symbolic assembly language equivalent.
- one to one correspondence between assembly language instruction and machine coded instruction.

Format

LABEL: OPERATION MNE MONIC, OPERANDS COMMENTS,

LABEL - operational symbolic address for the instruction

OPERATION
MNE MONIC - Tell the programmer the specific operation to be performed

OPERANDS - A value on which this operation is to be carried out

(OR)

The memory locations where the value can be found.

COMMENTS - optional comments.

To facilitate understanding & enhance the readability of the complete program

- Does not influence the machine code resulting from the assembly instruction

Classification of instructions

- Data transfer
- Data manipulation
- Transfer of control
- Input / output
- machine control

1 Data Transfer

MOV A, B


Results in B register being transferred to A register

2 Data manipulation

ADD A, B

A register (accumulator) containing the sum of its previous contents and the contents of the B register.

3 Transfer of control



JMP LABEL1

- micro processor breaks its normal mode of sequential instruction execution.
- Jump unconditionally to symbolic address LABEL1 for next instruction to be executed.

4 Input/output

move data between the various input/output ports of the system and an internal processor register - usually A-register.

OUT 05

The content of the A register being transferred to output port 05 (hex).

5 machine control

Instructions in the machine control group affect the state (or) mode of operation of the processor itself.

Interrupt, enable, disable, processor halt, no operation instructions.

Operand addressing mode

machine instruction

2 addresses

Specify the location of the values to be manipulated

(Source addresses)

The third to specify the location where the result is to be stored

(Destination address)

Source 1

Source 2

operation → Destination

Instruction addressing mode4 main types of addressing modes

Register Addressing

Immediate Addressing

These are used primarily for data transfer and manipulation instructions which involve only the internal processor registers.


Direct (Extended) Addressing

Register Indirect Addressing

These are used primarily for data transfer and manipulation instructions which involve the system memory.

Register Addressing

- move data between the internal processor registers.
- The instruction source and destination addresses specify which of these registers are involved in the transfer.



This results in the contents of the A register being transferred to the B - register. The contents of the A - register remain unchanged. $(B) \leftarrow (A)$

Data transfer involving 16 bit register pairs

XCHG


$(DE) \leftrightarrow (HL)$

The contents of register pair DE being exchanged with the contents of register pair HL.

Immediate Addressing

The source address does not specify a register (or) memory location but instead the actual source data is contained within the instruction itself, and is therefore immediately available.

MVI A FE(hex)



The data value FE(hex) being transferred to the A register

(or) $(A) \leftarrow FE(hex)$
 $A \leftarrow 11111110$ (binary)

16 bit register pair

BC, DE or HL — destination addresses.

These instructions require two bytes of immediate data

LXI H, 802D

$(H)(L) \leftarrow 802D(hex)$ data 802D(hex)

LXI D, E627

$(D)(E) \leftarrow E627(hex)$
 Register pair DE are loaded as pair

(21)

REGISTER DATA TRANSFER

- Prob(1)
- 1 - The program loads a value into A register using immediate addressing.
 - 2 - Then loads this value into two further registers B and C using ~~the~~ register addressing.
 - 3 a/b - Finally Register Pair HL and DE are loaded with 8020 & E027 using immediate addressing. ~~Then their~~
 - 4 - Then their contents are exchanged using register addressing.

Assembly Instructions			Comments
Mnemonic	OP1	OP2	
1 MVI	A	FE	(A) ← FE (hex)
2 {	B	A	(B) ← (A)
	C	B	(C) ← B
3a LXI	H	8020	(H)(L) ← 8020 (hex)
3b LXI	D	E027	(D)(E) ← E027
4 XCHG			(D)(E) ↔ (H)(L)

Direct Addressing

An operand may be either read from (or) written to a memory location, the address of which is specified in the instruction itself.

Load

EX LDA 20EA (OR) (A) ← (20EA)

Register A loaded with content 20EA (hex)

Store


~~Load~~ (loaded) ← (content)

EX STA 20F2 (OR) (20F2) ← (A)

Register A being stored in memory location

20F2 (hex)


(memory location) ← (Register)



Register Pair 1, Load Hold Register 2 ← content

Register pair H and L is frequently used to hold a combined 16 bit memory address.

EX Store Simultaneously



~~20AF~~ content of Register ~~(H)~~ is stored in 20A2
(L) is stored in 20A3

(L) ← (20A2)
(H) ← (20A3)

EX SHLD 20AF
(20AF) ← (L)
(20B0) ← (H)

DIRECT ADDRESSING

(23)

Ph(2) - Immediate and direct addressing of register

1 A at FF and EE

- Data 20A2 and another consecutive memory location

data in A is stored at address 20A2 and

2 another consecutive memory location.

3 Load register pair HL with these data

- Store the same data loaded at HL into

4 a two consequent memory locations.

Immediate Address (1) Store (1)

Immediate address Store (2)

	Assembly Instructions	Actions
1 (a)	MVI A, FF	(A) ← FF(hex)
2 (a)	MVI STA 20A2	(20A2) ← (A)
1 (b)	MVI A, EE	(A) ← EE(hex)
2 (b)	STA 20A3	(20A3) ← (A)
3	L ← HL D 20A2 Load	(L) ← (20A2) FF(hex) (H) ← (20A3) EE(hex)
4	S ← HL D 20A4 Store	(L) ← (20A4) (20A4) ← (L) (20A5) ← (H)

Register Indirect Addressing

Direct Addressing

- Only the A register may be used to store or load a value to and from memory
 - If a value were to be stored in a memory location, the B register
- (1) Transfer contents from B to ~~CA~~ A
 - (2) Then store operation is performed

Indirect addressing

more efficient method

- Data may be transferred between any of the processor registers and the system memory
- Operand is either read from (or) written to memory location
- Instruction does not contain actual memory address
- Operand is either read from (or) written to the memory location, the address of which is currently stored in the register pair HL

Ex mov A m

A register being loaded with the contents of the memory location whose address is specified in register H and L

$$(A) \leftarrow (H)(L)$$

Ex movl m, FF

The value FF(hex) being stored in the memory location whose address is in register H & L $(H)(L) \leftarrow FF(hex)$

Indirect Addressing

Ph(3)

1 The memory address of A which contains data value AA is 20A0 and it is loaded into register H and L by indirect addressing mode.

LXI H

2 Then a value is moved to memory location using register indirect addressing.

MOV M, M

3 The value is loaded into two further registers B & C using register indirect addressing

MOV B, M

MOV C, M


	Assembly Instruction	Action
1	LXI H, 20A0	(L) ← A0 (hex) (H) ← 20 (hex)
2	MOV M, M	(H)(L) ← AA (hex) (OR) 20A0 ← AA (hex)
3	MOV B, M MOV C, M	(B) ← (20A0) (OR) (B) ← AA (hex) (C) ← (20A0) (OR) (C) ← AA (hex)

The Assembly Process


↓
Compiler

↓
Assembler

The compilation process



The hand assembly process



8085 Instruction set

MOV

A, A	7F
A, B	78
A, C	79
A, D	7A

↓
M L 75

move Immediate

MVI {
A byte 3E
B byte 06
m byte 36

Load Immediate

(Reg, Perm)

LXI {
R dble 01
R dble 11
H dble 21
SP dble 31

Load / Store A direct

LDA addr 3A

STA addr 32

Load / Store A indirect

LDA &B	0A	{	STA &B	02
LDA &D	1A		STA &D	12
LDA				

Load / Store HL direct

LHL addr 2A

SALD addr 22

Exchange HL/DE

XCHG EB

(27)

Ex $\text{mov } A \text{ } P$

$(A) \leftarrow (P)$ requires 7, 8

Ex $\text{mvi } A, FE$

$(A) \leftarrow FE(\text{hex})$ requires 3 E, FE

operation Immediate data

Ex $\text{STA } 20 \text{ F2}$

32
operation

Least significant byte of memory address
most significant byte of memory address

pb write the hand coding for the following operation

① The program load, a value into A register using immediate addressing, at the address 2000

② Then loads this value into two further registers B and C using register addressing.

3 also finally register pair HL and DE are loaded with 2020 & DE 027 using immediate addressing

④ Then their contents are exchanged using register addressing.

Line no.	Memory		(28) Assembly Instruction			Comment
	Address	Content	Mnemonic	Op1	Op2	

Line no.	Memory		Label	Assembly			Comment
	Address	Content		Mnemonic	Op1	Op2	
2000 1	2000	3E		<u>mov</u>	A	FE	(A) ← FE hex
	2001	FE		↑ 3E for 2005			
	2002	47		mov	B	A	(B) ← A
	2003	<u>4F</u> ↑ Although mov(B) is 48 data finally reached		mov	C	B	(C) ← (B)
	2004	21 for LXI A		LXI	H	2027	(H) ← 2027
	2005	20					
	2006	80					
	2007	21		LXI	D	E027	(D) ← E027
	2008	27					
	2009	E0					
	200A	EB		XCHG			(B) ↔ (D)
mt 7010	200A	10					(A) ← 10

Data manipulation

microprocessor - Represent data within a number of different form

Typical Arithmetic instruction.

Data representation

In general, numbers may be represented in unsigned binary, signed binary or binary coded decimal (BCD) form.

Unsigned binary

2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0 = weighting
0	0	1	0	1	0	1	$1 = 43$ (decimal)
0	1	0	0	0	1	1	$0 = 70$
1	0	1	0	0	0	0	$1 = 161$
1	1	0	0	1	1	0	$0 = 204$

Signed binary

26 =

2	26	0
2	13	1
2	6	0
2	3	1
	1	

= 11010

for 8 bit

$$\begin{array}{r} 0 \\ + \end{array} \quad \begin{array}{r} 0011010 \\ \hline \end{array} \quad \begin{array}{l} \text{7 bit} \\ = +26 \end{array}$$

100 =

2	100	0
2	50	0
2	25	1
2	12	0
2	6	0
2	3	1
	1	

= 1100100

for 8 bit

$$\begin{array}{r} 1 \\ + \end{array} \quad \begin{array}{r} 1100100 \\ \hline \end{array} \quad = -100$$

This form is not possible to perform arithmetic operation

Two's complement form of representation

(39)

S	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

S=0 for positive number and zero

S=1 for negative numbers.

Ex 1

+15

2	15	1
2	7	1
2	3	1
	1	

1111

for 8 digit = 0000 1111

) Invert

1111 0000

+ 1

) Increase 1

1111 0001

-15 =

→

Ex 2

+89 =

2	89	1
2	44	0
2	22	0
2	11	1
2	5	1
2	2	0
	1	

1011001

for 8 bit =

01011001

) Invert

10100110

) +1

-89 =

10100111

Table Two's complement Representation

Decimal number	Two's complement
+127	0 111 1111
1	
1	
+3	0 000 0011
+2	0 000 0010
+1	0 000 0001
0	0 000 0000
-1	1 111 1111
-2	1 111 1110

(31)

-3 \longrightarrow 1111101

-127

10000001

-128

10000000

Binary coded Decimal (BCD)


If the input data is from a decimal key pad and the subsequent output data drives a decimal display, use decimal number representation and arithmetic \longrightarrow provide instructions for performing arithmetic on binary coded decimal (BCD) number.

BCD representation is a subset of the hexadecimal system


BCD code

Decimal digit	BCD code
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

8 bit binary code may be used to store two BCD numbers.



Arithmetic Instructions




8085 The instructions always involve A register and either another processor register (OR) a memory location.

— A microprocessor contains a number of different forms of these instructions so that data can be manipulated in the selected manner.

Flag — Status (or) condition bit

— which are either set (or) reset depending on the particular arithmetic instruction being carried out and the programmer is able to use and interpret these flags to manipulate data in the selected way



Flags register of 8085

S	Sign flag	It is set when the result of an arithmetic operation is negative
Z	Zero flag	<p>The flag is set if the result of an arithmetic operation on the register is zero, otherwise it is reset.</p> <p>— This is used with transfer of control function</p>
AC	Auxiliary Carry	<p>Bcd number representation is being used</p> <p>It is set when the result of an arithmetic operation produces a carry out from the least significant half of the A-register.</p>

p	parity Flag	This is used with logical operation. The flag is set if the result of a logical operation (AND, OR, XOR) produces an even number of 1's
cy	carry Flag	cy is set after an ADD instruction if a carry out was generated from the A-register

Addition of two bits

Bit 1	Bit 2	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0

1st 2nd 1st
 ↓ ↓ ↓
 A = 10011010 = 154 decimal
 B = 01010111 = 87 decimal

 100 ← carry in
 001 ← sum
 241 decimal

Addition of two bits 2 a carry in

Bit 1	Bit 2	Carry in	Sum	Carry out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

10011010
 + 01010111

 11001101

~~$$A = 10011010 = 154 \text{ decimal}$$

$$B = 01010111 = 87 \text{ decimal}$$~~

~~$$10010101 \text{ sum}$$~~

~~$$00100100 \text{ carry}$$~~

$$A = 10011010 = 154 \text{ decimal}$$

$$B = 01010111 = 87$$

$$11110001 = 241 \text{ decimal.}$$


$$\begin{array}{r} 10011010 \\ 01010111 \\ \hline \end{array}$$

$$\begin{array}{r} \swarrow \swarrow \swarrow \\ 100 \end{array}$$

34



A: 1 0 0 1 1 0 1 0 = 154 decimal




B: 0 1 0 1 0 1 1 1 = 87 decimal

1 1 1 1 0 0 0 1

decimal


A: 1 0 0 1 1 0 1 0 = 154



B: 0 1 0 1 0 1 1 1 = 87

1 1 1 1 0 0 0 1

241 decimal



Register Addressing

Ex ADD B

the contents in

B register is being added to current contents of the A register

$$[A] \leftarrow [A] + [B]$$

S = set if result is negative (ie ms bit of A is 1)

Z = set if result is zero (ie contents of A are all 0s)

AC = set if carry generated from bit 3 (used with BCD arithmetic)

CY = set if carry from bit 7 (ie ms bit)

R = Reset


Ex ADD OF

The immediate data OF (hex) being added to the current contents of A register

$$[A] \leftarrow [A] + OF$$

all Flags are affected.

Subtract



Subtract

SUB B

SUB OF

SUB m

Register Addressing

EX INR A

The contents of the A-register being incremented by units.

$$[A] \leftarrow [A] + 1$$

EX INX H

combined contents of register pair H & L being incremented by units

$$[H][L] \leftarrow [H][L] + 1$$

Register Indirect AddressingEx INR M

The contents of the memory location whose address is contained in the H and L registers being incremented by unity.

$$((H)(L)) \leftarrow ((H)(L)) + 1$$

Decrement Instruction

DCR A

DCX H

DCR M

Unsigned arithmeticProb(1)

Registers

- A is loaded with immediate data 53(hex), B is loaded with immediate data 3A.
- Their contents are added together.
- A third numeric is then subtracted from the contents of A using immediate addressing.
- Finally the new contents of A are decremented by unity.

Assembly Instruction	Action
MUI A, 53	$(A) \leftarrow 53(\text{hex})$
MUI B, 3A	$(B) \leftarrow 3A(\text{hex})$
ADD A	$(A) \leftarrow (A) + (B)$
SBI 5C	$(A) \leftarrow (A) - 5C(\text{hex})$
DCR A	$(A) \leftarrow (A) - 1$

Signed Arithmetic

ph 2

A is loaded with +35
decimal

B is loaded with -72

decimal.

Their contents are added together

Third numeric DB (hex) is subtracted from the contents of A using immediate addressing.

Finally the new contents of A are decremented by unity.

$$35 \rightarrow 16 \left| \frac{35-32}{2} \right| = 3 \rightarrow 23 \text{ (hex)}$$

$$16 \left| \begin{array}{r} 72 \\ \hline 64 \\ \hline 8 \end{array} \right| \quad 8$$

$$\begin{array}{r} 2 \left| \begin{array}{r} 72 \\ \hline 36 \\ \hline 18 \\ \hline 9 \\ \hline 4 \\ \hline 2 \\ \hline 1 \end{array} \right| \quad 0 \end{array}$$

$$1001000 = +72$$

8 bit

$$0100, 1000$$

$$\begin{array}{r} 1011 \quad 0111 \\ \hline \end{array} \quad \left. \begin{array}{l} \text{Invert} \\ +1 \end{array} \right\}$$

$$1011 \quad 1000 = -72$$

↓

B

hex:

↓

8

(hex)

$$-72 = B8 \text{ (hex)}$$

Assembly Instruction

Action

MUI A, 23

(A) ← 23(hex)

MUI B, B8

(B) ← B8(hex)

ADD B

(A) ← (A) + (B)

SBI DB

(A) ← (A) - DB(hex)

DEC A

(A) ← (A) - 1

16 bts arithmetic

2 bit - only 13

$$\text{Unit} \quad B \rightarrow C \rightarrow B$$

8 bit only, \varnothing

16 bit only D & E \rightarrow DE

q bit - only H

16 bit - HAL \rightarrow HL

EY INTB

$$(B)(C) \leftarrow (B)(C) + 1$$

EX DCX P

$$(\mathcal{D})(E) \leftarrow (\mathcal{D})(E) - 1$$

E 4 2 2 2 13


16 bit contents of the register pair B,C being added to the 16 bit contents of the register pair H,L.

$$(H)(L) \leftarrow (H)(L) + (B)(C)$$

multi-precision Arithmetic — The carry flag

If more than 16 bit accuracy is required, there are ~~no~~ no single instructions available for performing arithmetic operation and instead, a number of instructions must be used.

Addition of two 24 bits



(40)

EX ADC M

- (1) The contents of the memory location whose address is contained in registers H & L
and
(2) The contents of CY Flag being added to the contents of A Register
(3) The result is placed in the A register and all flags are affected.

$$(A) \leftarrow (A) + ((H)(L)) + (CY)$$

EX SBB M

- (1) The contents of the memory location whose address is contained in registers H & L
and
(2) The contents of CY Flag being subtracted from the contents of A register
(3) The result is placed in the A register and all flags are affected.

$$(A) \leftarrow (A) - ((H)(L)) - (CY)$$

Ph 3 multiprecision Arithmetic

24 bits (3 byte) number. first is loaded in 2020,
2nd is loaded in 2021, 3rd is loaded in 2023.

< 24 bits (3 byte) number which is stored in the three consecutive memory location starting at address

(41)

2080 to 2082)

They are added together at 2083.

24 bit result replaces first number.

1st → LX I HL 2083 (Initialize to contain 2083)

1

Load the number at 2080 - LQA 2080
Add memory ADD M
Stored STA 2080

Add 1st pair of byte

INX HL Increment HL

2

Load the number at 2081 LQA 2081
Add memory ADD M
Continue to add 2nd
Stored STA 2081

Add 2nd pair of bytes together with carry

INX HL Increment HL

3

Load the number at 2082 LQA 2082
Add memory 2 ADD M
Carry
Stored STA 2082

Add 3rd pair of bytes together with carry

Replace

↓
Add, the result is added to 2083
which replace the first number

(42)

Program

LXI H, 2083

LDA 2080

ADD M

STA 2080

INX H

LDA 2081

ADC M

STA 2081

INX H

LDA 2082

ADC M

STA 2082

BCD Arithmeticph(1)

Add 62 BCD and 25 BCD

$$62 = \begin{array}{c} 6 \\ \downarrow \\ 0110 \end{array} \quad \begin{array}{c} 2 \\ \downarrow \\ 0010 \end{array}$$

$$25 = \begin{array}{c} 2 \\ \downarrow \\ 0010 \end{array} \quad \begin{array}{c} 5 \\ \downarrow \\ 0101 \end{array}$$

$$\therefore 62 + 25 = \begin{array}{r} 0110 \\ + 0010 \\ \hline 1000 \end{array} \quad \begin{array}{r} 0010 \\ + 0101 \\ \hline 0111 \end{array}$$

No carry beyond 4 bits

Cy = 0

$$\begin{array}{r} 1000 \\ \downarrow \\ 8 \end{array} \quad \begin{array}{r} 0111 \\ \downarrow \\ 7 \end{array} \text{ BCD}$$

ph(2)

Add 79 BCD & 16 BCD

$$79 = \begin{array}{c} 7 \\ \downarrow \\ 0111 \end{array} \quad \begin{array}{c} 9 \\ \downarrow \\ 1001 \end{array}$$

$$79 + 16 = \begin{array}{r} 0111 \\ + 0001 \\ \hline 1000 \end{array} \quad \begin{array}{r} 1001 \\ + 0110 \\ \hline 1111 \end{array}$$

$$\begin{array}{r} 1000 \\ \downarrow \\ 8 \end{array} \quad \begin{array}{r} 1111 \\ \downarrow \\ 15 \end{array} \text{ BCD}$$

43

ph 3 add 39 BCD 2 48 BCD

39 = 3 9
 ↓ ↓
 0011 1001
48 = 4 8
 ↓ ↓
 0100 1000

39 + 48 =
 0011 1001
 0100 1000

 1000 0001
 ↑
 carry

Carry ∴ cy = 1
no bit to put ∴

1000 0001
 ↑
 normal
 BCD

But 39 + 48 = 87 ∴ Regd. BCD = 87
 ↓ ↓
 1000 0111

Required BCD 1000 0111 > Normal BCD
 1000, 0001

∴ AC = 1

∴ cy = 1, AC = 1

To correct it 1000 0001 will need to be added
 with
 0110

∴
 1000 0001
 + 0110 (6)

 1000 0111

to get 1000, 0111

or 87
hex

(+6) hex is corrected BCD sum (0110)

∴ Decimal Adjust Accumulator DAA is utilized.

< AC Flag is set 6 is added to A register >

Ph Add the following BCD numbers & make correction.

(a) $47_{BCD} + 32_{BCD}$

~~(b) $21_{BCD} + 69_{BCD}$~~

(a) $47_{BCD} = 0100 \ 0111$
 $32_{BCD} = 0011 \ 0010$

$79_{BCD} = 0111 \ 1001$ — normal BCD

$\downarrow 1001$
 $0011, 0011$ — Required BCD
 $0000 \ 0000$ — corrected BCD
 The same

~~(b) $21_{BCD} =$~~

Ph Subtract the following BCD numbers and make the correction

(a) $47_{BCD} - 32_{BCD}$

(b) $21_{BCD} - 69_{BCD}$

(a) $47_{BCD} = 0100 \ 0111$
 $- 32_{BCD} = 0011 \ 0010$

$15_{BCD} = 0001 \ 0101$

Reqd BCD: 0001, 0101

(b) $21_{BCD} = 0010 \ 0001$
 $- 69_{BCD} = 0110 \ 1001$

$12_{BCD} = 0010 \ 1000$ — normal BCD difference

$\downarrow 0001, 0010$ — Reqd.

\therefore Normal BCD \neq Reqd. BCD difference $\therefore AC > 1$

Correction?

Required = $\begin{array}{cccc} & 1 & 1 & 1 \\ & 0 & 0 & 0 \end{array}$ $\begin{array}{cccc} & 1 & 0 & 0 \\ & 0 & 0 & 1 & 0 \end{array}$
 Normal = $\begin{array}{cccc} & 0 & 0 & 0 & 1 \\ & 1 & 0 & 0 & 0 \end{array}$
 Add $\begin{array}{cccccc} & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 \\ & \underbrace{}_F & & \underbrace{}_A & & & & & \end{array}$

$\begin{array}{r} 0001 \quad 1000 \\ - 0001 \quad 0010 \\ \hline 00 \end{array}$

$\begin{array}{r} 0001 \quad 0010 \\ - 0001 \quad 0000 \\ \hline 1111 \quad 1010 \end{array}$

Hex Decimal numbers

4 bit binary

Hex decimal symbol

0000	→	0
0001	→	1
0010	→	2
0011	→	3
0100	→	4
0101	→	5
0110	→	6
0111	→	7
1000	→	8
1001	→	9
1010	→	A
1011	→	B
1100	→	C
1101	→	D
1110	→	E
1111	→	F

Logical operation

(46)

First number

2nd number

Ex

A is loaded at 2020 and B is loaded at 2021

They are added together and correction is made

The result is put into 2022 and 2022 replaces first number

Replace

LXI H 2022

1st

Load the number at 2020

LDA 2020

ADD M

Correction

DAA

STA 2020

INX H

2nd

Load number at 2021

LDA 2021

ADC 2021

DAA

STA 2021

Add

Program

LXI H 2022

LDA 2020

ADD M

DAA

INX H

LDA 2021

ADC 2021

DAA

STA 2021

Carry Cy	Upper hex digit bit 7-4	Aux carry Ac	Lower hex digit bit 3-0	Correc tion
0	0-9	0	0-9	00
0	0-B	1	6-F	FA
1	7-F	0	0-9	A0
1	6-F	1	6-F	9A

Logical operations

(47)

Logical AND

The Logical AND instructions perform the bit by bit AND operation between the contents of the A-register and either immediate data (or) the contents of another processor register (or) a memory location.

Ex ANI 40

$(A) \leftarrow (A) \text{ AND } 40$

Ex $A = 0110 \ 0100$

$40 = 0100 \ 0000$

Sum A & B 0 \rightarrow Result 0
— A & B 1 \rightarrow 1

$(A) \text{ AND } 40 = 0100 \ 0000$ p is reset odd.

\uparrow select smaller number

Logical OR

ORA R

The contents of A register are ORed with those in R register

$(A) \leftarrow (A) \text{ OR } (R)$

Ex

$(A) = 0110 \ 0100$

$(R) = 1001$

Either A or B (1)
Result (1)

$(A) \text{ OR } (R) = 1111$

$(A) + (R)$

OR
Bit 4 Bit 2 Bit 1 (or) Bit 0
0 0 0
0 0 1
1 0 1

1111
1111 0001

(48)

XOR function truth table

Bit 1	Bit 2	Bit 1 XOR Bit 2
0	0	0
0	1	1
1	0	1
1	1	0

1st

2nd

Ex $(A) \leftarrow (A) \text{ XOR } (A)(L)$

$$(A) = 1001 \ 1011$$

$$(A)(L) = 1100 \ 1101$$

$$(A) \text{ XOR } (A)(L) = 0101 \ 0110$$


P is set even

Rotate


- Rotate a binary value left or right one place
- Left shift = $\times 2$ operation
- Right shift = $/2$ operation
- useful for performing multiplication & division

Ex $(A) = 1001 \ 0110$

$$RL(A) =$$



$$(CY) \leftarrow 1$$



1 carry

Rotate Left

Compare

Compare two values - the contents of the A-register and either immediate data (ops) the contents of a processor register or memory location.

CMP B

The contents of B registers are compared with the contents of A register.

Z flag is set ~~zero~~ to 1 if the contents are equal and the cy flag is set to 1 if contents of A are less than contents of B

Ex ^{The Program} First loads immediate data ^{to A of} into registers A and B and then perform a series of logical operation

First ^{the} contents of A and B are compared

2nd the ~~rotates~~ contents of A are then rotated left

3rd the new contents of A are then AND-ed with a constant 81

4th the resulting contents of A are OR-ed with the contents of B

(A) FO = 1111, 0000
(B) OF = 0000 1111

Initial

MVI A, FO

MVI B, OF

1st

CMP B

(A) = FO (hex)
(B) = OF (hex)

Z ← 0 CY ← 0

2nd

RLC

(A) ← E1 CY ← 1

3rd


ANI 81

(A) ← 81, CY ← 0, PC ← 1

4th

ORA B

(A) ← 8F



99

mul A fo

$$A = 1111,0000$$

mul 3 of

2 = 0000, 1111

1st Cmp B

A 1111,0000, B 0000 1111

$$\therefore A > B \quad \therefore A = 1111,0020$$

2nd RLC

$A = 1111\ 0000$

$$= \frac{1110}{\uparrow E} \frac{0001}{\uparrow 1}$$

3rd ANZ 81

$$\therefore (A) \in \mathbb{I}$$

compare

1110 0001

81

199

00

1)

Smaller

Tresae

1000

000

$$= 81$$

4th ORAB

$$A = 81 = 1000,0001$$

$g = 0f = 0000 \quad 1111$

1000 1111

2

U
F

Exercise

look at exercise questions 4.1 to 4.8

check the answer provided for exercise 4.1 to 4.8

Determine the way to approach the solution.

Take exercise with microprocessor Training software

Transfer of control

- To achieve the ability to transfer control, branch or to an instruction that is not in sequential order, it is achieved with instructions from the transfer of control group.
- All these instructions act on the program counter.
- It is possible to execute a block of instructions many times over with the number of times determined either by program data or the state of a processor flag.

Jump instructions

- Break normal sequential execution
- Branch to a different part of the program.
- Loading the address of the next out of sequence instruction in to the program counter.
- Forcing the processor to fetch the contents of this new location for its next instruction
- The new address is specified in the instruction.

Imp 20B3

<unconditional jump to memory location 20B3 for the next instruction>

memory address	A	C3	Imp operation
	A+1	B3	ls byte of address
	A+2	20	ms byte of address

unconditional jump

Jump LAB1



to indicate the destination address of jump instruction

- use label to indicate jump during assembly language development

Absolute address	Instruction
2025	Jump LAB1
20B3	LAB1: Destination Instruction

Symbolic Addressing

conditional Jump

JNZ LAB1

Jump if zero flag not set to LAB1.


Op-code	condition	Flag status
JNZ (LAB1)	Jump if zero flag is not set to (LAB1)	$Z = 0$
JZ	Jump if zero flag is set to (LAB1)	$Z = 1$
JNC ()	Jump if carry is zero	$C = 0$
JC	Jump if carry is 1	$C = 1$
JPO	Jump if parity is odd	$P = 0$
JPE	Jump if parity is even	$P = 1$
JP	Jump if $S = +$	$S = 0$
JM	Jump if $S = -$	$S = 1$

Flow Chart

A diagram which indicates the sequence of, and actions required in, a program and the points where branching is required.

Ph 1 ^{construct} the program to add together the ten numbers 1 to 10

- B register contains the running total
- C register contains the number to be added to the running total. (~~From~~ start from 1)
- Increment by 1 & add
- If count is less than or equal to 10 it will be repeated
- If the count is greater than 10 it will be ended.



Begin

Initialise running total to 0 and number count to 1

Add number count to running total
Increment count by 1

Is ~~less~~ count less than or equal to 10

Yes

No

End

Assembly Instruction	Comment
MVI B, 00 MVI C, 01	Initialise running total Initialise number count
LAB1 MOV A, B	Bring running total to A
ADD C	Add number count
MOV B, A	Restore running total in B
INR C	Increment count
MOV A, C	Bring count to A
CPI 0B	Has count reached reached 11?
JNZ LAB1	No - Jump back to LAB1
	Yes - End total in B

Time Loop

Loop

Register

Jump InstructionTime delay in the program

- A common requirement when a microcomputer is interfaced to other equipment is to compute a time delay in the program.
- A microcomputer-based road traffic light controller, for example, would need to compute a time delay to implement the sequencing of the light changes.
- Desired delay & loop count to be held in C-register.

Time delay NOP - NO-operation instruction.

Write a program

ph 2 ① Load desired delay time parameter into C-register.
delay parameter is 02

② clear A

③ compare the contents of C-register with zero if yes, end
otherwise proceed.

④ Jump if the time is not set to zero

⑤ Non operation stages — 6 stages

⑥ Execute delay instructions decrement C register

⑦ Jump loop

Assembly Instructioncomment

set regd: delay in C

clear A

Are the contents of C zero?

Non operation instructions - Provide basic time delay

End of instruction Loop

Load desired delay time parameter into C

Are the contents of C-register zero?

Execute delay

instructions decrement C-register

End

→ MVI C, 02

→ MVI A, 00

→ Cmp C

Loop

JZ TIME

NOP

NOP

NOP

NOP

NOP

NOP

DEC C

→ Jmp loop

Subroutines

pb 2 ← A short program to compute a time delay


— This can be made into a subroutine by placing a RET instruction with the label TIME at the end of the program.

Subroutine

Frequently within a program, it may be necessary to perform a particular sub-task many times over.

~~It is highly desirable~~

subroutine is designed to perform the sub task and then return control to the main instruction sequence.



Stack

A last in first out queue which is implemented as a set of successive locations either within the processor itself or more usually, in the system memory.

Stack pointer register (SP)

it points to the address which currently holds the entry at the top of the stack, and consequently its contents change as each subroutine call and return instruction is executed.

Ex ① main program memory address 2010 to 2012
contents CD, 4B, 20 respectively

② Program counter PC - two bytes at 2013 call subroutine

③ sub routine instruction 2048 → 2049 contents xx

④ sub routine call (stack pointer) 2000 to 2002
contents xx

⑤ Stack pointer at 2002

memory address	contents	Symbolic Instruction
2010	CD	} call sub PC=2013
2011	4B	
2012	20	
2048	xx	
2049	xx	
2000	xx	
2001	xx	
2002	xx	

→ main program

→ sub routine

→ Stack

SP = 2002

call instruction brought from memory
PC incremented

Still blank

After subroutine call, PC=2048
SP=2000, 2002...xx

Pb 3

(58)

memory Address	contents	Symbolic Instruction
main program { 2010 2011 2012	cp 4b 20	{ call sub PC = 2048
Subroutine { 2048 2049	xx xx	sub
Stack { 20c0 20c1 20c2	13 20 xx	SP = 20c0

Subroutine

Pb 3

- (1) Initialise stack pointer at 20c2
- (2) Load desired delay time parameter into C-register
delay parameter is 02
- (3) call subroutine which ~~the~~ is named TIMELY
- (4) In subroutine it consists of the following sequence:
 - (a) Clear A
 - (b) compare the contents of C if yes, goes to end
otherwise proceeds
 - (c) Jump if the time is not set to zero
 - (d) non operation stages → 6 stages
 - (e) Execute delay instructions - decrement C register
 - (f) Jump loop
 - (g) Return subroutine.

ORIGINAL PROGRAM

LXI SP, 2002

Initialise
Stack pointer

MVI C, 02

Load TIMDLY parameter

CALL TIMDLY

call subroutine

Additional for
subroutine

TIMDLY

MVI A, 00

Time delay subroutine

Loop

CMP 0

JZ TIME

NOP

NOP

NOP

NOP

NOP

NOP

DCR C

JMP Loop

delay
routine

Flow chart

Begin

Load
desired delay
time parameter
in loc S

Call TIMDLY
SP 2002

TIME

RET

Return to sub
routine

Subroutine

TIMDLY

Are the
contents
of C-register
Zero

Yes

No

Execute delay
instruction decrement
C-register

RET

end

Stack operation

The stack may also be used as a temporary deposit for the contents of processor register.

Push PSW (Push Processor Status word)

This push (saves) the combined 16 bit contents of the A-register and flags register on the top of the stack.

Pop BC

- (i) Transfer the contents of the address given by SP to register C
- (ii) Transfer the contents of the address given by $SP+1$ to register B

Writing Subroutine

- * To first save the current contents of those registers which are used by the subroutine on the stack and then to restore the saved contents before the return instruction is given.

Parameter Passing

- Parameters may be required to pass data both (i) to Subroutine for processing and (ii) also for passing results back from the subroutine to the calling program after processing.
- Passing parameters to and from a subroutine is by means of a pointer to the start address in the memory where the parameters are stored.

pb 4

(1) Initialize stack pointer at 20C2

(2) Store delay parameter in memory location 2020

(3) Load delay time parameter into C register
delay parameter is 02

(4) call subroutine which is named TIMPLY

(5) In subroutine, it consists of the following sequence,

(a) push (save) the combined 16 bit contents of the A register and flags register on the top of the stack
< push PSW >

(b) push (save) the contents of register C on stack
< push B >

(c) Read delay parameter from memory C

(d) Clear A

(e) compare the contents of C, if yes, goes to end otherwise proceeds

(f) Jump if the time is not set to zero

(g) Non operation stages \rightarrow 6 stages

(h) ~~some~~ Execute delay instructions - decrement C register

(i) Jump loop

(6) ~~Transfer~~ Transfer the contents of the address given by

(a) SP to register B < Restore contents of register C >

(b) Transfer the contents of the given address given by SP to register A < Restore contents of register A >

(c) Return subroutine

original program with subroutine

Additional
for
parameter
passing

LXI SP, 2002

Initialise
stack pointer

LXI H, 2080

MVI M, 02

Store delay parameters in
memory location 2080

CALL TIMDLy

call subroutine

TIMDLy

PUSH PSW

PUSH B

MOV C, M

MVI A, 00

Subroutine 1

Sc

Sb

Sc

Save content of
registers A2C
in
Stack

Loop

CMP C

Read delay
parameter from
memory

LXI H, 2081

MVI M, FF

CALL TIMDLy2

Store
delay
parameters
in
memory
location
2081

NOP

NOP

NOP

NOP

NOP

NOP

Remove.

DCRC

JMP LOOP

TIME

POP B

POP PSW

RET

Delay routine

Restore
content of
registers A2C
from stack

Sub
routine
2

TIMDLy2


PUSH PSW

RET

Return subroutine

Nested subroutine


A sub routine calls another subroutine within itself



Pb 5
modification of Pb 4

In above problem, it store ^{delay} parameter in memory location 20B0 instead of six nop instructions, as subroutine (2)

write the program.



(GS)

main program

LXI SP, 2002

Initialise stack pointer

LXI H, 2000

MUI M, FF

} store delay parameter in memory location 2000

CALL TIM DLY 1 — call subroutine 1

sub routine 1

TIM DLY 1

PUSH PSW

PUSH B

} save contents of register A & C

MOV C, M

MUI A, 00

} Read delay parameter from memory

Loop

CMP C

JZ TIME

LXI H, 2001

MUI M, FF

} store delay parameter in memory location 2001

CALL TIM DLY 2

— call subroutine 2

~~PUSH PSW~~

~~RET~~

DCR C

JMP LOOP

POP B

POP PSW

RET

sub routine 2

TIM DLY 2

PUSH PSW

RET

} AS for TIM DLY 1 except MUI instructions are replaced by

subroutine 2 call


Exercise

- Look at questions in Exercise 5.1 to 5.7
- Study the answers provided for exercise 5.1 to 5.7
- Observe the way to find the solution
- Take practice with microprocessor drawing software


Digital Input and output

- A microcomputer is basically a digital component that can examine digital input signals and perform functions as a consequence of these inputs to yield digital output signals.
- The external devices outside the micro computer produce (or) accept signals which are not necessarily ~~in~~ digital in nature, special interface circuitry is often required to transform these external signals into a form suitable for the microcomputer

Digital Input and output



- The information intended for an output indicator must be latched by a suitable circuit.
- The processor can then send data to the output latching device which captures the data at the appropriate time determined by bus control signals and then provides a continuous output until ^{new} data is sent to it.
- The system incorporates a programmable input/output (PI/O) device to provide the necessary latching and isolation




data transfer of input/output data between a microcomputer bus and input/output device

- memory mapped input/output
- programmed input/output.

i memory mapped input/output

Address 64K




- The same instructions are used for both memory and input/output data transfer

The appropriate address is output on the address bus and recognised either by a memory device (ROM (or) RAM) or input/output device (PIO) or port. The appropriate data is transferred on data bus.


ii programmed input/output

- Input/output data transfers are accomplished by means of special instructions executed by the processor - IN and OUT for the Intel 8085.

Address 64K



Address 255



- microprocessor generates an input/output request signal to inform input/output devices (and memory) that the address on the address bus is for an input/output device.

iii Programmable input/output

Digital input and output in most microprocessors is controlled by programmable input/output devices and programmed input/output is normally used. A PIO device can control a number of individual input and output lines. These are normally grouped into a number of ports, each comprised of eight lines which may be programmed to operate either as inputs or as outputs.


Steps

- write appropriate command information into a specific addressable registers within the device when the system is being initialised
- data is read ^{from} (or) written to a port.

Handshake control

Synchronise the transfer of data between PIO and external device and consequently most PIOs provide control lines for this function.

Handshake - Typical transfer sequence.



- Sending line places data on data line

- Data available (DAV) line is set

- Receiving device detects the setting on DAV line

- Then responds by setting the data accepted "DACC" line


- Sending device interprets the setting on DACC line

(70)

- Receiver detects that DAV line has been reset
- Reset DAV line to permit further data transfer.
- There is a chip enable input on all the devices which are connected to the microprocessor bus.
- RAMs, ROMs, P.I/Os - They are used to ensure that only one device responds to each data transfer on the bus.
- Port A, B select the appropriate register within P.I/O itself - command.

Port Initialisation

Some microprocessor, each programmable input/output device is a separate integrated circuit but in others, it is incorporated into other system components.




Command Information

- Initialise the port, Timer and input/output ports are programmed together

OUT address

(Transfer the contents of the processor A register to the addressed input/output device)

8155 command byte



MUI A, 02

OUT 20


- Transfer the command data 02 (hex) to the command register in selected 8155

- configure port A to be 2 inputs

- _____ B _____ 8 outputs

_____ C _____ second input port

Timer is not affected



Address (hex)	Port / Register
20	command / status register
21	port A
22	port B
23	port C

72

Typical
Port /
register
addressing

IN address

(Transfer data from the addressed port to the A - register)

Ex ① Write the Program

- Port A is first configured as input port
Port B output

data is input from port A, & output to port B. at port 22

Process is repeated continuously

Assembly Instruction	Comments
MVI A, 02	Load command byte in A
OUT 20	Load command register
START IN 21	Read data from Port A
OUT 22	Output data to port B
JMP START	Repeat


(73)

Ex2 Initialize port A, B, C as output ports.
then output decimal number 24937 in BCD form.




Step

- load command byte in A
- load command register
- output 24 to port A at line 21
- output 93 to port B at line 22
- output 07 to port C at line 23

Assembly instruction	Comments
<code>mvi A, 07</code>	Load command byte in A
<code>out 20</code>	Load command register
<code>mvi A, 24</code>	output 24 to port A
<code>out 21</code>	
<code>mvi A, 93</code>	output 93 to port B
<code>out 22</code>	
<code>mvi A, 07</code>	output 07 to port C
<code>out 23</code>	



Handshake control




369m

Ex 3

Handshake control lines of Port C to output 16 values from a table in memory - starting address 2000 (hex) to an external device connected to Port A.

- port C has been initialised to operate in mode 3 (hand shake mode)
- After data has been output to Port A bit 1 of Port C will automatically go to logic 1, indicating to the external device that ~~is~~ new data available.


Flow



Input data - varying analogue signal, output voltage from a temperature transducer.


Output data - The output data from the microprocessor is often required in analogue form. For example to drive a motor.

It is necessary to have additional interface circuitry between the input/output ports of the microprocessor and the controlled peripheral devices, both to convert analogue signals in to digital form and vice versa.




Digital to analogue conversion


A digital number can be converted to an analogue voltage by selectively adding voltages which are proportional to the weighting of each binary digit.



A	B	C	V_A
0	0	0	0
0	0	1	$V/8$
0	1	0	$V/4$
0	1	1	$3V/8$
1	0	0	$V/2$
1	0	1	$5V/8$
1	1	0	$3V/4$
1	1	1	$7V/8$



Ex 7.1



Sawtooth generation

8 bit DAC is connected to port B of a P/I/O which is in turn addressed as 22 (hex)


A sawtooth wave form is then readily generated by using the A-register as a counter. & outputting its contents after each increment. Write a program

Assembly Instructions	Comments
<pre> MUI A, 02 OUT 20 </pre>	Initialize Port B as an output port
<pre> MUI A, 00 </pre>	Set contents of A to zero
<pre> COUNT OUT 22 </pre>	Output current count
<pre> INR A </pre>	Increment count
<pre> JMP COUNT </pre>	Loop back

(77)

Analogue to digital conversion

The conversion of an analogue signal to a digital number implies a process of signal sampling. A digital number can only accurately represent a changing analogue signal for a short period of time.




The Shannon sampling theorem

It is possible to severely distort the digital representation of an analogue signal by sampling it too infrequently.

The Shannon sampling theorem provides that an analogue signal can be completely reconstructed if it is sampled at a uniform rate greater than twice the higher frequency component of the original signal.


A counter based ADC




(78)

- The counter is initially reset at the start of a conversion.
- until DAC output just exceeds the analogue input, counter clock pulses are then enabled, causing the comparator to further counter clock pulse.
- Digital representation of the analogue input is then binary output of the counter.
- DAC output follows a stepped ramp until it reaches a value approximately equal to the analogue input of the circuit.
- Noise rejection properties.



Successive Approximation ADC



The digital output altering this value each time in such a way as to approach the correct output.



79



(80)

Analogue to digital conversion

Ex 7-2

8 bit DAC is connected to port B of a PZIO. The comparator output is connected to the ms bit of port A.

The comparator output is assumed high (logic 1) if DAC output is greater than the analogue input.

low (logic 0) if it is less than analogue input.

Processor registers

A - working register

B - contains the current DAC data

C - contains the present test bit

D - contains bit count.

Assembly Instruction

Comments

MVI A, 02

OUT 20

MOV A, B0

MOV B, A

MOV C, A

MVI D, 08

Initialize PZIO

- Port A input

- Port B output

~~Initialize DAC data~~

Initialize DAC test data

Initialize DAC test bit

Initialize bit count

REPEAT

OUT 22

IN 21

ANA A

JP COM7

XRA C

output DAC data

Read comparator output

Set flag

Jmp if comparator output = 0

Reset count DAC test bit

Assembly Instruction	Comments
Com 2 mov B, A	save DAC data
mov A, C	} update DAC test bit
RAR	
mov C, A	
ORA B	
DEC D	set result ms bit of DAC data
JNZ REPEAT	decrement bit count
	Jump if not zero

Interfacing analogue devices

① Sample and hold circuit

These are used to sample a signal at a precise time and hold the value constant during the conversion process.

② Analogue multiplexers


These devices permit one analogue signal out of several to be selected by logical control signals.

③ Real time clock

Signal sampling and construction is often performed in conjunction with an interrupt driven real time clock.

Interrupts


To enable a peripheral device to inform the microprocessor when it wishes to transfer data. On receipt of the interrupt, the microprocessor temporarily suspends its current activity, performs the required input or output operation, and then returns to its previous task.



Interrupt

- ① Save the contents of the program counter on the system stack
- ② Load the program counter with the start address of the interrupt service routine
- ③ Run the interrupt service routine
- ④ Finally, return control to the interrupted program by restoring the saved contents of the program counter from the system stack.

circular buffer



The main program continuously sums the values in the table together, computes the average of the last 100 values.

output this value to output port.

Table offset

Algorithm.

BEGIN

Initialise
segment

Initialise stack pointer
Initialise Port A as an input port
and Port B as an output port
clear table contents to zero
Reset vector interrupt mask

Enable interrupts.
set table offset address to 0
set sum to zero

Add next value in table to sum
Increment offset by 1


Does offset = 100?

NO

compute average value (sum/100)
& output to port B

main
program
segment

Interrupt
service
routine
segment



multiple Interrupt

The microprocessor requires to control a number of input (or) output devices each with an interrupt capability.

When an interrupt is received, the microprocessor can automatically determine from which device the interrupt has been sent since it is caused to branch to a different fixed dedicated location in memory for each of the five interrupt lines. Dedicated location — vector address.

Interrupt Input	Vector address
RST 4.5 (TRAP)	0024 (hex)
RST 5.5	002C
RST 6.5	0034
RST 7.5	003C
INTR	The vector address for this input is not fixed and is part of the instruction placed on the data bus by the interrupting device when the interrupt request is acknowledged

RST 4.5 (TRAP) Highest priority


RST 7.5

RST 6.5

RST 5.5

Lowest priority

EI - Enable Interrupt, DI - Disable Interrupt



I-m Register format

Interrupt mask 1.

Interrupt Enable flag

SIM - Set Interrupt mask

The A register is first loaded with the required mask bits in the three least significant bit positions together with a logical 1 in the 4th bit and the SIM instruction is then given

`MVI A, 02`
`SIM`


RIM - Read Interrupt mask



After a RIM instruction the least significant 3 bits of A register indicate the state of the corresponding mask bit

Interrupt priority Levels

Priority assignment of different interrupt inputs.

TRAP	Power failure	Priority H ₁
RST 7.5	Over temperature alarm	
RST 6.5	Real time clock	
RST 5.5	Read new temperature set value	Lo



 Running
 Suspended

Assembly Instructions

Comments

Main Program

```

BEALM   MVI A, 0B
        SIM
        EI

```

Reset all mask bits
and enable Interrupts

S-S Interrupt
Service
Routine

```

ISR S-S   PUSH PSW
          MVI A, 0B
          SIM
          EI
          RET

```

Disable S-S Interrupt
& enable G-S & 7-S
Interrupts.

G-S Interrupt
Service
Routine

```

ISR G-S   PUSH PSW
          MVI A, 0B
          SIM
          EI
          RET

```

Disable S-S and G-S
Interrupt and
enable 7-S
Interrupts.

7-S
Interrupt
Service
Routine

```


ISR 7-S   PUSH PSW
          MVI A, 0F
          SIM
          EI
          RET

```

Disable S-S, G-S and
7-S Interrupts.


Use of micro processor with interrupt

- Ex 7.3
- 1 The program first initialize an area of memory as a stack
 - 2 Reset the interrupt mask bits.
 - 3 Then continuously compare the data returned by Subroutine ADC. with a preset threshold value. (THRESH)
 - 4 If this value is equalled or exceeded, Subroutine alarm is called.
 - 5 Analogue to digital conversion is performed on receipt of interrupt on RST.
 - 6 The instruction Jmp Isr must therefore be stored in memory starting at the interrupt vector address 003C (hex)




Application Examples

(89)



Basic Sequencing

- The instructions provided by a microprocessor to input & output logical data to and from an external device.
- Programmable input/output (PIO) port may be used to provide the necessary latching (2) isolation functions.



A sequencer activates a number of devices in a preset sequence with a preset time delay between each new device state.

Ex(1) Traffic Light Sequencer


Sequencing

Sequence

Red, Red + Amber, Green, Amber
Red again

North & South - change in the
same sequence

East & West - change in the
same sequence.



Traffic light sequence table

	North / South			East / West		
	Red	Amber	Green	Red	Amber	Green
State 0	ON	OFF	OFF	OFF	OFF	ON
1 delay 1	ON	OFF	OFF	OFF	ON	OFF
2 delay 2	ON	OFF	OFF	ON	OFF	OFF
3 delay 2	ON	ON	OFF	ON	OFF	OFF
4 delay 1	OFF	OFF	ON	ON	OFF	OFF
5 delay 2	OFF	ON	OFF	ON	OFF	OFF
6 delay 2	ON	OFF	OFF	ON	OFF	OFF
7	ON	OFF	OFF	ON	ON	OFF

Light ON = 1 Light OFF = 0

delay 1 presents $\rightarrow D_1 = 1$ delay 1 is not present $D_1 = 0$

delay 2 presents $\rightarrow D_2 = 1$ delay 2 is not present $D_2 = 0$

delay 1 = Long delay between overall direction changes (~2 min)

delay 2 = Short delay between transitional light settings (~3 sec)

Traffic light state table

State	N/S			E/W			Delay	
	R	A	G	R	A	G	D_1	D_2
0	1	0	0	0	0	1	1	0
1	1	0	0	0	1	0	0	1
2	1	0	0	1	0	0	0	1
3	1	1	0	1	0	0	0	1
4	0	0	1	1	0	0	1	0
5	0	1	0	1	0	0	0	1
6	1	0	0	1	0	0	0	1
7	1	0	0	1	1	0	0	1

Sequencer Implementation

- ① Store table in memory
- ② stepping through it
- ③ output state of lights.
- ④ writing appropriate delay time between steps


8155 PIO

- most significant 3 bits of port A drive north/south lights (R A A)
- The next most significant 3 bits drive the East / west lights (R', A', G')

delay time

Stage 1 - New state, a delay of Δ_2 is executed

Stage 2 - if required a further delay of $\Delta_1 - \Delta_2$ is executed



DELAY (1)/(2)

```

TIM DELY      MVI A, 00
Loop          CMP C
              JZ  TIME
              NOP
              NOP
              NOP
              NOP
              NOP
              DCR C
              Jmp Loop
TIME          RET
    
```

II CONDITIONAL SEQUENCING

In some sequencing applications, instead of a change of state occurring after a preset delay, a change of state may be dependent on the occurrence of an external event. → conditional sequencing

Looping within the program on a particular logical input line waiting for the required change to occur.

EX(2)
Washing machine controller

- conditional sequencer
- Involves both external condition inputs and internal preset time delays.

controlled devices & logical inputs for washing machine

Logical output	controlled device	Logical output	controlled device
0	Hot water control valve	4	Pump motor (emptying tub)
1	Cold water control valve	5	Tub motor spin speed
2	Water heater		
3	Tub motor / wash / rinse speed		

93


Logical Input	significance
1	Tub full
2	water thermostat

Simplified washing machine sequence

State Number		controlled device						Action
		0	1	2	3	4	5	
Wash	0	ON	OFF	OFF	OFF	OFF	OFF	Fill tub with hot water until full
	1	OFF	OFF	ON	OFF	OFF	OFF	Heat water until thermostat closes.
	2	OFF	OFF	OFF	ON	OFF	OFF	Rotate tub at wash/rinse speed for a fixed time Δt_1
	3	OFF	OFF	OFF	OFF	ON	OFF	Empty tub for a fixed time Δt_2
Rinse	4	OFF	ON	OFF	OFF	OFF	OFF	Fill tub with cold water until full
	5	OFF	OFF	OFF	ON	OFF	OFF	Rotate tub at wash/rinse speed for fixed time Δt_1
	6	OFF	OFF	OFF	OFF	ON	OFF	Empty tub for a fixed time Δt_2
SPIN	7	OFF	OFF	OFF	OFF	OFF	ON	spin for fixed time Δt_3
OFF		OFF	OFF	OFF	OFF	OFF	OFF	stop

Washing machine controller state table

State number	control device						Delay $\Delta t_1/\Delta t_2$	Input $Q_2/2$
	0	1	2	3	4	5		
0	1	0	0	0	0	0	0	0
	0	0	0	0	0	0	1	0 Tub full
1	0	0	1	0	0	0	0	0
	0	0	0	0	0	0	1	1 Thermostat
2	0	0	0	1	0	0	1	0
3	0	0	0	0	1	0	0	1
	0	1	0	0	0	0	0	0
4	0	0	0	0	0	0	1	0 Tub full
	0	0	0	1	0	0	1	0
5	0	0	0	0	1	0	0	1
6	0	0	0	0	0	1	0	1
7	0	0	0	0	0	1	1	0
	0	0	0	0	0	0	0	1



BEGIN

Initialize stack pointer
Initialize PI/O ports
Initialize pointer to start of state table

output new state

Is time delay required?

Read Input conditions

Has required condition been satisfied?

Increment memory pointer to next state address

End of state?

End

START LXI SP, 2002
MOV A, 01
OUT 20
LXI H, 2080

NEWSTATE MOV A, m
OUT 21

ANI 03
JZ COND
ANI 02
JZ D2

CALL DELAY1
Jmp INCM

D2 CALL DELAY2
Jmp INCM

COND INX H
COND1 IN 22
SUB m
JNZ COND1

INCM INX H
MOV A, L
CPI 06

JNZ NEWSTATE

HALT

DELAY 1
RET

DELAY 2
RET

Initialize stack pointer
Initialize port A to be output & port B to be input

Initialize memory pointer to start of state table
output new state

Is delay required?
no skip to conditional section

Yes is it D1?

Yes compute D1
skip conditional section

No then D2
skip conditional section

Increment state table pointer

Read conditions
Test conditions.
Loop until conditions are met
point to next state?


End of sequence?

No, loop for next state

Yes finish

Sub routine implementing program delay time D1

Sub routine implementing time D2



Programmable Timer

Intell 8155 - Single integrated circuit which incorporates a programmable timer with a 256×8 bit state RAM and 3 programmable input/output ports

+ 14 bit counter - Programmed to generate either a square wave of a selectable period (or) terminal count pulse.

Timer ≤ 8.1915 ms

Timer may be programmed either to stop after the terminal count pulse is generated (OR) to continue counting and hence generate a new count pulse every, say, 8.1915 ms.

Digital clock Ex (3)

Use the Programmable timer to continuously generate a count pulse every 5 ms and to connect the timer output to one of the interrupt lines (RST 7.5) of the microprocessor.

COUNT - contains the current number of interrupts since the last change in SECS

SECS - contains the two BCD digits corresponding to seconds. The contents are incremented by 1 each time COUNT reaches 200.

MINS - contains the two BCD digits corresponding to minutes. The contents are incremented by 1 each time SECS reaches 60.

HOURS - contains the two BCD digits corresponding to hours. The contents are incremented by 1 each time MINS reaches 60.

```
LXI SP, 2002  
LXI H, 2030  
MVI M, 00  
INX H  
MVI M, 00  
INX H  
MVI M, 00  
INX H  
MVI M, 12  
MVI A, 10  
OUT 24  
MVI A, 24  
OUT 25  
MVI A, 03  
OUT 20  
MVI A, 03  
SIM  
Loop EI  
LXI H, 2032  
OUT 22  
INX H  
MOV A, M  
OUT 21  
JMP Loop
```

Initialise stack pointer

clear count

Sec min to 0

Preset Hr=12

Initialise count length in Sms

Initialise Port A, B as O/P & timer

Reset interrupt mask unit

Load min digit to A

Load Hr digit to A

O/P to port A

ISR

Add 1 to count

Is count=255?

Reset count to 0
Add 1 to SECS & adjust for decimal

Is SECS=60?

Reset SECS to 0
Add 1 to mins and adjust for decimal

Is mins=60?

Reset mins to 0
Add 1 to hours & adjust for decimal

Is Hours=24?

Reset Hours to 0


RET

Return from interrupt

ISR PUSH PSW { save regis: PUSH H

LXI H, 2030 { Add 1 to count INR M

MVI A, 03 { Is count=255? CMP M JNZ End



Display

MVI M, 00
INX H
MOV A, M
INR A
DAA
MOV M, A
Yes read count to 0
Add 1 to SECS for decimal

MVI A, 60 { Is SECS=60? CMP M

JNZ End no end

MVI M, 00


INX H
MOV A, M
INR A
DAA
MOV M, A
Add 1 to min & adjust for decimal

MVI A, 60 { Is min=60? CMP M
JNZ End no end

MVI M, 00
INX H
MOV A, M
INR A
DAA
MOV M, A
Add 1 to Hours & adjust for decimal

IS HR=24? { MVI A, 24
CMP M
JNZ End
NO End

Yes reset Hr to 0
Restore registers content
END
PUSH
PUSH
RET

Digital clock schematicRAM addresses

2002 - Stack pointer
 2000 - COUNT
 2001 - SECS
 2002 mins
 2003 Hours

Interrupt Input8155 addresses

Command Register 20 (hex)
 Port A data 21
 Port B data 22
 low order byte of count length 24
 High order byte of count length 25

IV WAVE FORM GENERATIONDirect wave form

- Use of DAC to convert the digital output from a microprocessor into an analogue form
- use of look up table.
- micro processor was used as a counter
- Its contents were incremented by unity with in a program loop
- The contents were output to DAC after each count increment.

Alternative wave form

- The contents of the counter not to drive the DAC directly
- To provide addresses to successive memory locations, the contents of which store the required digital value which is to be output to the DAC.



Table ← The contents of the block of successive memory locations
 Table loop up process.

DAC - 8 bits, 256 count states.

Ex 4

Wave form generation


(98)



- The table is stored in memory starting at address 2000 and
- Register pair HL is initialised to this value.
- Register L is 8 bit counter & the combined contents of register pair HL.
- Provide complete 16 bit memory address automatically.
- On reaching FF, the contents of register L will return to 00
- The combined contents of HL return to 2000 & the process will repeat.

Assembly Instructions	Comments
MVI A, 01 OUT 20	Initialize port A as an output port
LXI H, 2000	
Loop: MOV A, M OUT 21 INR L	Initialize register pair HL to point to start of table Loop up value from table Output value to DAC
JMP LOOP	Increment table offset

V Piecewise Linear Interpolation



1) stored values \rightarrow chords

15 values in between \rightarrow steps
adjacent chords

Intermediate values between adjacent chord values are obtained by first evaluating the chord difference.

Ex 5 The program generates an exponential wave form using a table look up process and piecewise linear interpolation.

- To find intermediate value, it maintains a current increment value (chord $\times n$) and simply adds the cord difference to this following each iteration.
- The current increment value is held as a 16 bit number in register pair BC.
- The combined contents are divided by 16 to form each intermediate value.
- (Shifting the current increment value four places to the right. the process is performed in separate subroutine)

Subroutine

(100)

IF $(B) = 0x$ (hex) (ms 4 bits of B are always

$(C) = yz$ (hex) Zero)

Then $(A) \leftarrow \text{result} - xy$

Subroutine flowchart


HL = Table Address (initialised to 2020 hex)


SP = Stack Pointer (initialised to 20C2 hex)

BC = Current Increment value

D = Chord Difference


E = Step count





Temperature controller

- The required temperature T_{ref} is variable and is stored in a location in RAM.
- The tolerance limits on the required temperature $\pm \Delta T$ are also assumed variable and stored in a second RAM location.



- The controlled temperature is controlled by first deriving an analogue voltage proportional to the temperature - from a thermistor & associated amplifier.
- converting this voltage into an 8 bit digital value by means of an ADC
- supply to heater is controlled by a single digital output from the microprocessor via a suitable driver & relay

1 \rightarrow heater on 0 \rightarrow heater off


If Input $T_m > T_{ref} + \Delta T \Rightarrow$ Heater is ~~off~~ turned off

If Input $T_m < T_{ref} - \Delta T \Rightarrow$ Heater is turned on

103

Assembly
Instruction

Comments



Development Aids

- Single board system - Intel 8085 microprocessor microprocessor, system clock source, Random access memory for holding a system monitor program, a number of input/output ports, key pad, associated numeric display, bus control logic, application
- Program stored in ROM
- development phase for program stored in RAM.

monitor command

Digit displayed are in hexadecimal code.

x x x x . x x

address
field

data or content field

- * Reset → Enable the user to force the monitor to restart from the beginning of the program
- Substitute memory - Allow the user to examine the contents of successive memory location
If required, to modify its contents


Run - Execute the program which is already stored in RAM.

Run key is first pressed, followed by 4 digit start address.

Examine register allows the users to display and if required, modify the contents of each of the microprocessor registers.

Single Step - Enable the user to examine the state of the complete system.

To overcome the errors, additional software / hardware are provided.



Assembler

LDA : SECS Increment contents of memory
 location with symbolic name SECS
 INR A
 STA SECS by unity

SECS DS 1 define one storage location for SECS

LDI A SECS This load the absolute value
in to register pair AL

INR m contents of memory location
 SECS (2800 hex) are incremented
 by 1

SECS EQU 2800H define SECS to be
absolute value 2800 hex

macro

SHIFT : MACRO start of macro shift

RR6

RR6

RR6

RR6

MEND

end of macro



To define the start address of compiler

ORG 2000H

List of program

Instructions

END



IF Temp < TLow THEN HEATER :- 1

ELSE IF Temp > THIGH THEN HEATER :- 0

Subroutine

CALL DELAY (COUNT)

Editors

Enable the user to readily modify the source program code

Run interactively.

list a specified number of lines of source code on the visual display screen

move to a specified line in the source program

delete specified lines of code

insert one or more lines of code.

In Circuit Emulators


— designed to emulate the microprocessor being used in the system under development

— Part of MOS.

— monitor the behaviour of the system under development

System under test — Target system MOS (Development System)

System under development



In circuit emulation

Design flow chart

code the program

Enter the program into MOS memory

Assemble / compile

Run the object program

debug using ICE

Edit the source program