


MULTI STAGE AMPLIFIERS



$$A_{VT} = A_{V1} \times A_{V2} \times A_{V3} \times \dots \times A_{VN}$$

$$A_V (dB) = 20 \log A_V$$

$$A_{VT} (dB) = A_{V1} (dB_1) + A_{V2} (dB_2) + A_{V3} (dB_3) + \dots + A_{VN} (dB_N)$$


CASADING — HIGHER GAIN
HIGH INPUT RESISTANCE, LOW OUTPUT RESISTANCE

COUPL

- RESIST
- DIRECT
- TRANS
- TUNE
- IN

Rc cou

C1




OUT


COUPLING METHODS

- RESISTANCE - CAPACITANCE (RC) COUPLING
- DIRECT COUPLING - (DC COUPLING)
- TRANSFORMER COUPLING
- TUNED TRANSFORMER COUPLING
- INDUCTANCE - CAPACITANCE COUPLING (LC COUPLING)

RC COUPLING FOR CE AMPLIFIER



DIRECT COUPLING




- NO BIASING
- HIGHER INPUT
- HIGHER GAIN

Pb For ABO
(a) V_{B1} (b)
(f) V_{E2}


RC) COUPLING
(NG)

NG
coupling (LC coupling)
AMPLIFIER



IS INPHASE WITH INPUT.

DIRECT COUPLED AMPLIFIER



- NO BIASING CAPACITOR FOR SECOND STAGE
- HIGHER INPUT IMPEDANCE
- HIGHER GAIN.

pb FOR ABOVE AMPLIFIER, CALCULATE

- (a) V_{B1} (b) V_{E1} (c) I_{E1} (d) I_{C1} (e) V_{C1}
(f) V_{E2} (g) I_{E2} (h) V_{C2}

$$V_{B1} = V_{CC} \times \frac{R_2}{R_1 + R_2}$$

$$= 12 \times \frac{10}{51 + 10}$$

$$= 1.96$$

$$V_{E1} = V_{B1} - V_{BE1}$$

$$= 1.96 - 0.7$$


$$V_{C1} = V_{CC} - I_{C1} R_{C1}$$

$$I_{C1} = I_{E1} = \frac{V_{E1}}{R_{E1}}$$

$$V_{C1} = V_{CC} - I_{C1} R_{C1}$$

$$= 12 - 1.96 \times \frac{6.8}{10}$$

$$= 3.84$$



SECOND STAGE

CALCULATE

(a) I_{C1} (e) V_{C1}

V_{C2}

$$V_{B1} = V_{CC} \times \frac{R_2}{R_1 + R_2}$$

$$= 12V \times \frac{10}{10 + 51}$$

$$= 1.96V$$

$$V_{E1} = V_{B1} - V_{BE}$$

$$= 1.96 - 0.6 = 1.36V$$

$$V_{C1} = V_{CC} - I_{C1} R_3$$

$$I_{C1} = I_{E1} = \frac{V_{E1}}{R_4}$$

$$= \frac{1.36}{1k}$$

$$\approx 1.36mA$$

$$V_{C1} = V_{CC} - I_{C1} R_3$$

$$= 12 - 1.36 \times 10^{-3} \times 6.8 \times 10^3$$

$$= 3.84V$$

$$V_{C1} = V_{B2}$$

$$V_{E2} = V_{B2} - V_{BE}$$

$$= 3.84 - 0.6$$

$$= 3.24V$$

$$I_{E2} = \frac{V_{E2}}{R_6}$$

$$= \frac{3.24}{2.2k}$$

$$= 1.6mA$$


$$I_{E2} = I_{C2} = 1.6mA$$

$$V_{C2} = V_{CC} - I_{C2} \times R_5$$

$$= 12 - 1.6 \times 10^{-3} \times 6.8 \times 10^3$$

$$\approx 2.4V$$

FEED BACK



ADVANTAGES OF N

- REDUCED BUT S
- INCREASED INPUT
- REDUCED OUTPUT
- LESS NOISE IN
- LESS DISTORTION
- WIDER FREQUENCY

DC FEED BACK

- DC VOLTAGE S


$$V_{C1} = V_{B2}$$

$$\begin{aligned} V_{E2} &= V_{B2} - V_{BE} \\ &= 3.84 - 0.6 \\ &= 3.24 \text{ V} \end{aligned}$$

$$\begin{aligned} I_{E2} &= \frac{V_{E2}}{R_6} \\ &= \frac{3.24}{2.2 \text{ K}} \\ &= 1.6 \text{ mA} \end{aligned}$$

$$I_{E2} = I_{C2} = 1.6 \text{ mA}$$

$$\begin{aligned} V_{C2} &= V_{CC} - I_{C2} \times R_5 \\ &= 12 - 1.6 \times 10^{-3} \times 6.8 \times 10^3 \\ &\approx 2.4 \text{ V} \end{aligned}$$




ADVANTAGES OF NEGATIVE FEED BACK

- REDUCED BUT STABILISED GAIN
- INCREASED INPUT RESISTANCE
- REDUCED OUTPUT RESISTANCE
- LESS NOISE IN OUTPUT SIGNAL
- LESS DISTORTION IN OUTPUT SIGNAL
- WIDER FREQUENCY RESPONSE.


DC FEED BACK

- DC VOLTAGE STABILIZING

AC FEED BACK




CURRENT DERIVATION



DC & AC FEEDBACK

R_5 - LOAD FOR
RESISTANCE FOR




ACTIVE FEEDBACK

STABILIZED GAIN
RESISTANCE
RESISTANCE
INPUT SIGNAL
WITH OUTPUT SIGNAL
RESPONSE.

STABILIZING

AC FEEDBACK


EMITTER RESISTOR AS FEED BACK



CURRENT DERIVED FEED BACK.

DC FEEDBACK


DC STABILITY CAN BE
ACHIEVED



DC & AC FEEDBACK.

R_L - LOAD FOR Q_2 , EMITTER FEEDBACK
RESISTANCE FOR Q_1 .

VOLTAGE DERIVED FEED BACK




C_5 - DC ISOLATION
 C_2 - BY PASS
 AC SIGNAL ACROSS R_1

FEED BACK GAIN $A_{Vf} = \frac{R_f}{R_1} + 1$

BENEFIT OF VOLTAGE FEED BACK

- LOWER THE CIRCUIT GAIN AND STABILIZE IT
- INCREASE THE INPUT RESISTANCE
- DECREASE THE OUTPUT RESISTANCE
- PROVIDE ALL BENEFITS OF NEGATIVE FEED BACK.


AC FEED BACK



C_5 - DC ISOLATION
 C_2 - BY PASS
 AC SIGNAL ACROSS
 R_1


AC FEED BACK
 AC FEED BACK.

EXAMPLES OF AC & DC FEED BACK




DC FEED BACK

EMITTER RESISTOR AS FEEDBACK



DC FEEDBACK


DC STABILITY CAN BE ACHIEVED



DC & AC FEEDBACK.

R_4 - loads for Q_2 , Emitter Feedback Resistance for Q_1 .

VOLTAGE DERIVED FEED BACK




FEED BACK GAIN $A_{Vf} = \frac{R_f}{R_1} + 1$

BENEFIT OF VOLTAGE FEED BACK

- LOWER THE CIRCUIT GAIN AND STABILIZE IT
- INCREASE THE INPUT RESISTANCE
- DECREASE THE OUTPUT RESISTANCE
- PROVIDE ALL BENEFITS OF NEGATIVE FEED BACK.

AC FEED BACK




C_5 - DC ISOLATION
 C_2 - BY PASS
 AC SIGNAL ACROSS
 R_1


+1
 STABILIZE IT
 CE
 TANCE
 GATIVE FEED BACK.

AC FEED BACK



EXAMPLES OF AC & DC FEED BACK



FIELD EFFECT
 BJT - TRANSISTOR
 FET - TRANSISTOR -




J FET



N C

AC FEED BACK



DC FEED BACK

FIELD EFFECT TRANSISTORS

BJT-TRANSISTOR - THE JUNCTION IS OPERATED WITH REVERSE BIAS






FET-TRANSISTOR - FET IS A VOLTAGE OPERATED DEVICE

FET JFET - JUNCTION FIELD EFFECT TRANSISTOR

MOSFET - METAL OXIDE SILICON FIELD EFFECT TRANSISTOR


DEPLETION TYPE
ENHANCEMENT TYPE

JFET



THE HIGHER THE V_{GS}
 GREATER THE I_{DS}
 THE HIGHER THE
 THE CURRENT
 TO SOURCE TO

WHEN $V_{GS} = 0$
 $I_{DSS} - I_{DS}$




IS OPERATED WITH REVERSE BIAS
TAGED OPERATED DEVICE.

W FIELD EFFECT TRANSISTOR



OXIDE SILICON FIELD EFFECT TRANSISTOR

ENHANCEMENT TYPE

TYPE
DRAIN(D)




CHANNEL




THE HIGHER THE VALUE OF V_{GS} , THE
GREATER THE DEPTH OF THE FIELD AND
THE HIGHER THE RESISTANCE OFFERED TO
THE CURRENT FLOWING FROM DRAIN
TO SOURCE TERMINAL.

WHEN V_{GS} IS ZERO \rightarrow CURRENT FLOWS

I_{DSS} - DRAIN CURRENT FLOWS WHEN $V_{GS}=0$



& DC FEED BACK



FIELD EFFECT TRANSISTORS

BJT-TRANSISTOR - THE JUNCTION IS OPERATED WITH REVERSE BIAS

FET-TRANSISTOR - FET IS A VOLTAGE OPERATED DEVICE






FET JFET - JUNCTION FIELD EFFECT TRANSISTOR

MOSFET - METAL OXIDE SILICON FIELD EFFECT TRANSISTOR

DEPLETION TYPE

ENHANCEMENT TYPE

JFET



THE H
GREATER
THE H
THE
TO SO

WHEN

I_{DS}

$-V_{GS}$
 V_{GS} V_{GS}

IS OPERATED WITH REVERSE BIAS
VOLTAGE OPERATED DEVICE.


ION FIELD EFFECT TRANSISTOR

OXIDE SILICON FIELD EFFECT TRANSISTOR



TYPE

ENHANCEMENT TYPE

DRAIN(D)




CHANNEL



THE HIGHER THE VALUE OF V_{gs} , THE GREATER THE DEPTH OF THE FIELD AND THE HIGHER THE RESISTANCE OFFERED TO THE CURRENT FLOWING FROM DRAIN TO SOURCE TERMINAL.

WHEN V_{gs} IS ZERO \rightarrow CURRENT FLOWS

I_{DSS} - DRAIN CURRENT FLOWS WHEN $V_{gs}=0$




DC CONDITION OF

$$V_{ds} = \frac{1}{2} V_{supply}$$

V_{gs} - REVERSED B

I_d



ph FOR THE A
 $V_{gs} = -1V$

(a) THE V

(b) R_d

(c) MUT

+
V_{supply}


g_s, THE
AND
ERED TO
DRAIN
CURRENT FLOWS

WITEN V_{gs}=0

DC CONDITION OF JFET

$$V_{ds} = \frac{1}{2} V_{supply}$$

V_{gs} - REVERSED BIAS



$$I_D = \frac{I_{DSS}}{2}$$

$$V_{gs} = -I_D R_S$$

$$R_S = \frac{V_{gs}}{I_D}$$

$$g_m = \frac{I_D}{V_{gs}}$$

$$V_D = V_{DD} - I_D R_D$$

$$R_g = 1 \text{ M}\Omega \text{ (OR) LESS}$$

(FOR JFET)

$$(a) I_D = \frac{I_{DSS}}{2} =$$

$$R_S = \frac{V_{gs}}{I_D} =$$

$$(b) V_D = V_{DD} - I_D R_D$$

$$I_D R_D = V_{DD} - V_D$$

$$R_D = \frac{V_{DD} - V_D}{I_D}$$

$$= \frac{10}{10}$$

$$= 10$$

$$=$$

pb

FOR THE ABOVE CIRCUIT DIAGRAM, V_{DD} = 10V,

V_{gs} = -1V I_{DSS} = 10mA CALCULATE

(a) THE VALUE OF R_S TO CORRECTLY BIAS THE CIRCUIT

(b) R_D

(c) MUTUAL CONDUCTANCE g_m (amp/volt)

$$(c) g_m = \frac{I_D}{V_{gs}}$$

$$I_D = \frac{I_{DSS}}{2}$$

$$V_{GS} = -I_D R_S$$

$$R_S = \frac{V_{GS}}{R_D} \quad g_m = \frac{I_D}{V_{GS}}$$

$$V_D = V_{DD} - I_D R_D$$

$$R_G = 1 \text{ M}\Omega \text{ (or) } 10^6 \Omega$$

(For JFET)

DIAGRAM, $V_{DD} = 10 \text{ V}$,

10 mA CALCULATE

TO CORRECTLY BIAS THE CIRCUIT

WCE g_m (amp/volt)

$$(a) I_D = \frac{I_{DSS}}{2} = \frac{10 \text{ mA}}{2} = 5 \text{ mA}$$

$$R_S = \frac{V_{GS}}{I_D} = \frac{1}{5 \text{ mA}} = 0.2 \times 10^3 \Omega = 200 \Omega$$

$$(b) V_D = V_{DD} - I_D R_D$$

$$I_D R_D = \frac{V_{DD} - V_D}{V_{DD} - V_D}$$

$$R_D = \frac{I_D}{V_{DD} - V_D}$$

$$= \frac{10 - \frac{V_{DD}}{2}}{5 \text{ mA}}$$

$$= \frac{10 - \frac{10}{2}}{5 \times 10^{-3}}$$

$$= \frac{5}{5 \times 10^{-3}} = 1 \text{ k}\Omega$$

$$(c) g_m = \frac{I_D}{V_{GS}} = \frac{5 \text{ mA}}{1 \text{ V}} = 5 \text{ mA/V}$$

$$(a) I_D = \frac{I_{DSS}}{2} = \frac{10 \text{ mA}}{2} = 5 \text{ mA}$$

$$R_S = \frac{V_{GS}}{I_D} = \frac{1}{5 \text{ mA}} = 0.2 \times 10^3 \Omega = 200 \Omega$$

$$(b) V_D = V_{DD} - I_D R_D$$

$$I_D R_D = V_{DD} - V_D$$

$$R_D = \frac{V_{DD} - V_D}{I_D}$$

$$= \frac{10 - \frac{V_{DD}}{2}}{5 \text{ mA}}$$

$$= \frac{10 - \frac{10}{2}}{5 \times 10^{-3}}$$

$$= \frac{5}{5 \times 10^{-3}} = 1 \text{ k}\Omega$$

$$(c) g_m = \frac{I_D}{V_{GS}} = \frac{5 \text{ mA}}{1 \text{ V}} = 5 \text{ mA/V}$$

MOSFET


THE MOSFET IS SIMILAR CONSTRUCTION TO JFET EXCEPT A VERY THIN LAYER OF SILICON OXIDE IS PLACED BETWEEN GATE AND CHANNEL

DE-MOSFET - DEPLETION ENHANCEMENT MODE


DESIGNED TO OPERATE WITH GATE-SOURCE VOLTAGE REVERSED BIAS

E-MOSFET - ENHANCEMENT MODE MOSFET -



DESIGNED TO OPERATE GATE-SOURCE VOLTAGE FORWARD BIAS.





(N) TYPE



(P) TYPE



DE-MOSFET



E-MOSFET

N-CHANNEL

P-CHANNEL

J-FET AMPLIFIER

THE J FET AMPLIFIER IS SIMPLER THAN BJT . IT USES LESS COMPONENT AND VOLTAGE OPERATED.


THE GATE-SOURCE VOLTAGE OF FET CONTROLS ITS DRAIN CURRENT
(IN BJT- BASE CURRENT CONTROLS COLLECTOR CURRENT)

- INPUT IMPEDANCE OF FET IS HIGHER THAN BJT

CD - common DRAIN , CS - common SOURCE .

J FET	—	BJT
CD		CE
CS	—	EMITTER FOLLOWER

J FET - CS




AC CONDITION

$V_{in} \uparrow$
 $V_S \text{ CONST}$
 $I_d \uparrow$
 $V_d \downarrow$
 i.e. OUT PO

AMPLER THAN BJT . IT USES LESS
 ET CONTROLS ITS DRAIN CURRENT
 S COLLECTOR CURRENT)
 ER THAN BJT
 COMMON SOURCE .

IT
 E
 MITER
 LOWER

JFET - CS AMPLIFIER



OUT PUT IS 180°
 OUT OF PHASE WITH
 INPUT.

AC CONDITION

$$V_{IN} \uparrow \rightarrow V_G \uparrow$$

V_S CONSTANT

$$I_d \uparrow$$

$$V_d \downarrow$$

i.e. OUT PUT DECREASES.

INCREASE IN INPUT CAUSES
 DECREASES IN OUT PUT
 (180° OPPOSITE)

$$A_v = \frac{g_m}{1 + \dots}$$

$$g_m = \text{TRANS}$$

$$R_d = \text{VALUE}$$

$$R_L = \text{VALUE}$$


$$R_S = \text{VALUE}$$

$$A_v = g_m (R_d \parallel R_L)$$

$$A_v = g_m R_d$$

$$r_{in} = R_g$$

$$r_{out} = R_d$$



OUT PUT IS 180°
OUT OF PHASE WITH
INPUT.

CMOS FOLLOWER

INCREASE IN INPUT CAUSES
DECREASES IN OUT PUT
(180° OPPOSITE)

$$A_v = \frac{g_m (R_d \parallel R_L)}{1 + g_m R_s}$$

g_m = MUTUAL CONDUCTANCE Amp/VOLT

R_d = VALUE OF DRAIN RESISTOR

R_L = VALUE OF LOAD RESISTOR

R_s = VALUE OF UNBYPASSED SOURCE RESISTOR.

$$A_v = g_m (R_d \parallel R_L) \quad (R_s \text{ IS BYPASSED})$$

$$A_v = g_m R_d$$

(R_s IS BYPASSED, NO LOAD RESISTOR
CONNECTED)

$$r_{in} = R_g$$

$$r_{out} = R_d$$

J-FET Amplifier

THE J FET AMPLIFIER IS SIMPLER THAN BJT. IT USES LESS COMPONENT AND VOLTAGE OPERATED.


THE GATE-SOURCE VOLTAGE OF FET CONTROLS ITS DRAIN CURRENT
(IN BJT - BASE CURRENT CONTROLS COLLECTOR CURRENT)

- INPUT IMPEDANCE OF FET IS HIGHER THAN BJT

CD - COMMON DRAIN , CS - COMMON SOURCE .

J FET	—	BJT
CD		CE
CS	—	EMITTER FOLLOWER

J FET - CS



AC CONDITION

$V_{in} \uparrow$

V_S CONSTANT

$I_d \uparrow$

$V_d \downarrow$

i.e. OUT PHASE

AMPLIFIER

SIMPLER THAN BJT. IT USES LESS
ATED.


FET CONTROLS ITS DRAIN CURRENT
(CONTROLS COLLECTOR CURRENT)

HIGHER THAN BJT
COMMON SOURCE.

BJT
CE

EMITTER
FOLLOWER

JFET - CS AMPLIFIER



OUT PUT IS 180°
OUT OF PHASE WITH
INPUT.

AC CONDITION

$$V_{IN} \uparrow \rightarrow V_G \uparrow$$

V_S CONSTANT

$$I_D \uparrow$$

$$V_D \downarrow$$

∴ OUT PUT DECREASES.

INCREASE IN INPUT CAUSES
DECREASES IN OUT PUT
(180° OPPOSITE)

$$A_V =$$

$$g_m =$$

$$R_D = V_A$$

$$R_L = V_A$$


$$R_S = V$$

$$A_V = g_m (R_D \parallel R_L)$$

$$A_V = g_m R_D$$

$$r_{in} = R_g$$

$$r_{out} = R_D$$



OUT PUT IS 180
OUT OF PHASE WITH
INPUT.

CMR FOLLOWER

INCREASE IN INPUT CAUSES
DECREASES IN OUT PUT

(180° OPPOSITE)

$$A_v = \frac{g_m (R_d \parallel R_L)}{1 + g_m R_S}$$

g_m = MUTUAL CONDUCTANCE Amp/VOLT

R_d = VALUE OF DRAIN RESISTOR

R_L = VALUE OF LOAD RESISTOR

R_S = VALUE OF UNBYPASSED SOURCE RESISTOR.

$$A_v = g_m (R_d \parallel R_L) \quad (R_S \text{ IS BYPASSED})$$

$$A_v = g_m R_d$$

(R_S IS BYPASSED, NO LOAD RESISTOR
CONNECTED)

$$r_{in} = R_g$$

$$r_{out} = R_d$$

ph

FOR THE

CALCULA

(a)

(b)

(c)

(d)

ph

For THE GIVEN JFET CIRCUIT, $g_m = 3 \text{ mA/V}$


CALCULATE

(a) VOLTAGE GAIN OF THE CIRCUIT

(b) INPUT RESISTANCE

(c) OUTPUT RESISTANCE

(d) VOLTAGE GAIN IF BY PASS CAPACITOR IS REMOVED



$$R_d || R_L = \frac{R_d R_L}{R_d + R_L}$$

$$\begin{aligned} (a) A_v &= \frac{g_m (R_d || R_L)}{1 + g_m R_S} \\ &= \frac{g_m \times \frac{R_d R_L}{R_d + R_L}}{1 + g_m R_S} \\ &= \frac{3 \times 10^{-3} \times \frac{3.9 \times 10}{3.9 + 10}}{1 + 3 \times 10^{-3} \times 680} \\ &= 2.76 \end{aligned}$$

$$(b) r_{in} = r_g = 1 \text{ M}\Omega$$

$$(c) r_{out} = R_d = 3.9 \text{ K}\Omega$$

$$\begin{aligned} (d) A_v &= g_m (R_d || R_L) \\ &= 3 \times 10^{-3} \left(\frac{3.9 \times 10}{3.9 + 10} \right) = 8.4 \end{aligned}$$

$$= 3 \text{ mA/V}$$

IS REMOVED

RL
10k


$$\begin{aligned} (a) A_v &= \frac{g_m (R_d \parallel R_L)}{1 + g_m R_S} \\ &= \frac{g_m \times \frac{R_d R_L}{R_d + R_L}}{1 + g_m R_S} \\ &= \frac{3 \times 10^{-3} \times \frac{3.9 \times 10}{3.9 + 10}}{1 + 3 \times 10^{-3} \times 680} \\ &= 2.76 \end{aligned}$$

$$(b) r_{in} = r_g = 1 \text{ M}\Omega$$

$$(c) r_{out} = R_d = 3.9 \text{ k}\Omega$$

$$\begin{aligned} (d) A_v &= g_m (R_d \parallel R_L) \\ &= 3 \times 10^{-3} \left(\frac{3.9 \times 10}{3.9 + 10} \right) = 8.4 \end{aligned}$$

COMMON DRAIN JFET AMPLIFIER



- HIGH INPUT RESISTANCE
- LOW OUTPUT RESISTANCE
- VOLTAGE GAIN ≈ 1

- APPLICATION
TO ACHIEVE
GAIN

$$A_v = \frac{g_m (R_S \parallel R_L)}{1 + g_m R_S}$$

pb

$$r_{in} = R_g$$

$$r_{out} = \frac{R_S}{1 + g_m R_S}$$


FOR THE

(a)

(b)

(c)

JFET Amplifier



PUT RESISTANCE
PUT RESISTANCE
GAIN ≈ 1


$$\frac{g_m (R_s \parallel R_L)}{1 + g_m R_s}$$

$$= \frac{R_g R_s}{1 + g_m R_s}$$

APPLICATION


TOUCH SCREEN TECHNOLOGY
COMPUTER TOUCH SWITCH

pb



FOR THE GIVEN CIRCUIT, CALCULATE

- VOLTAGE GAIN
- INPUT RESISTANCE
- OUTPUT RESISTANCE



$$(a) A_v \approx 1$$

$$(b) r_{in} = R_g = 820k$$

$$(c) r_{out} = \frac{R_s}{1 + g_m R_s}$$

$$= \frac{680}{1 + 4 \times 10^{-3} \times 680}$$

$$= 182\Omega$$