

Interfacing the DP8420A/ 21A/22A to the 8086/186/ 88/188 Microprocessor

National Semiconductor
Application Note 544
Webster (Rusty) Meier Jr.
July 1988



Interfacing the DP8420A/21A/22A to the 8086/186/88/188 Microprocessor

I INTRODUCTION

This application note describes how to interface the 80186 microprocessor to the DP8422A DRAM controller (also applicable to DP8420A/21A). It is assumed that the reader is already familiar with 80186 and the DP8422A modes of operation. This application note will also allow the 8086/88/188 to interface to the DP8420A/21A/22A.

II DESCRIPTION OF DESIGN, 8086/88/186/188 OPERATING AT UP TO 16 MHz (UP TO 12.5 MHz WITH 0 WAIT STATES)

The block diagram of this design is shown driving four banks of DRAM, each bank being 16 bits in width, giving a maximum memory capacity of up to 32 Mbytes (using 4 M-bit \times 1 DRAMs).

The memory banks are interleaved on word (16-bit word) boundaries. This means that the address bits (A1,2) is tied to the bank select inputs of the DP8422A (B0,1).

Address bit A0 is used, along with Bus High Enable ($\overline{\text{BHE}}$), to produce the two byte select data strobes. These byte selects (A0, $\overline{\text{BHE}}$) are used in byte reads and writes as well as selects for the transceivers.

This application allows 0 or more wait states to be inserted in normal accesses of the 8086/186/88/188. The number of wait states can be adjusted through the $\overline{\text{WAITIN}}$ input of the DP8422A.

The logic shown in this application note forms a complete 8086/186/88/188 memory sub-system, no other logic is needed. This sub-system automatically takes care of:

- A. arbitration between Port A, Port B and refreshing the DRAM;
- B. the insertion of wait states to the processor (Port A and Port B) when needed (i.e., if $\overline{\text{RAS}}$ precharge is needed, refresh is happening during a memory access, the other Port is currently doing an access . . . etc);
- C. performing byte writes and reads to the 16-bit words in memory.

If the system uses the 8086/88 the "ALE" output can be directly input to the DP8420A/21A/22A, the 74AS08 "AND" gate and the two 74AS04 inverters on the "ALE" output are not needed.

By using the "output control" pins of some external latches (74AS373's), this application can easily be used in a dual access application. The addresses could be tri-stated through these latches, the write input ($\overline{\text{WIN}}$), lock input ($\overline{\text{LOCK}}$), and $\overline{\text{ECAS0-3}}$ inputs must also be able to be tri-stated (a 74AS244 could be used for this purpose). By multiplexing the above inputs (through the use of the above parts and similar parts for Port B) the DP8422A can be used in a dual access application. If this design is used in a dual ac-

cess application the t_{RAC} and t_{CAC} (required $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ access time required by the DRAM) will have to be recalculated since the time to $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ is longer for the dual access application (see TIMING section of this application note).

III 8086/186/88/188 DESIGN, 10 MHz WITH 0 WAIT STATES DURING NORMAL ACCESSES, PROGRAM MODE BITS

| Programming Bits | Description |
|-------------------------------|--|
| R0 = 0 | $\overline{\text{RAS}}$ low two clocks, $\overline{\text{RAS}}$ precharge of two clocks. If more |
| R1 = 1 | $\overline{\text{RAS}}$ precharge is desired the user should program three periods of $\overline{\text{RAS}}$ precharge. |
| R2 = 0 | $\overline{\text{WAIT}}$ zero is chosen. $\overline{\text{WAIT}}$ follows |
| R3 = 0 | the access $\overline{\text{RAS}}$ low. |
| R4 = 0 | No WAIT states during burst accesses |
| R5 = 0 | |
| R6 = 0 | If $\overline{\text{WAIT}} = 0$, add one clock to $\overline{\text{WAIT}}$. $\overline{\text{WAITIN}}$ may be tied high or low in this application depending upon the number of wait states the user desires to insert into the access |
| R7 = 0 | Select $\overline{\text{WAIT}}$ |
| R8 = 1 | Non-interleaved Mode |
| R9 = X | |
| C0 = X | Select based upon the input |
| C1 = X | "DELCLK" frequency. Example: if the input clock frequency is 10 MHz then choose C0,1,2 = 1,0,1 |
| C2 = X | (divide by five, this will give a frequency of 2 MHz). |
| C3 = X | |
| C4 = 0 | $\overline{\text{RAS}}$ banks selected by "B0,1". This mode allows one $\overline{\text{RAS}}$ output to go low during an access, and allows byte writing in 16-bit words. |
| C5 = 1 | Column address setup time of 0 ns. |
| C6 = 1 | Row address hold time of 15 ns |
| C7 = 1 | Delay $\overline{\text{CAS}}$ during write accesses to one clock after $\overline{\text{RAS}}$ transitions low |
| C8 = 1 | Fall through latches. |
| C9 = 1 | |
| B0 = 1 | Access mode 0 |
| B1 = 0 | |
| $\overline{\text{ECAS0}} = 0$ | $\overline{\text{CAS}}$ not extended beyond $\overline{\text{RAS}}$ |

0 = Program with low voltage level
1 = Program with high voltage level
X = Program with either high or low voltage level (don't care condition)

AN-544

IV 8086/186/88/188 TIMING CALCULATIONS FOR DESIGN AT 10 MHz WITH NO WAIT STATES DURING NORMAL ACCESSES


1. Minimum ALE high setup time to CLOCK high (DP8422A-20 needs 16 ns, #301a):
 $100 \text{ ns (one clock period)} - 9 \text{ ns (maximum delay through two 74AS04s)} - 6 \text{ ns (74AS08 max delay)} = 85 \text{ ns}$
2. Minimum address setup time to CLK high (DP8422A-20 needs 20 ns, #303):
 $100 \text{ ns (one clock period)} - 50 \text{ ns (min address valid delay, TCLAV parameter in 80C186 data sheet)} - 6 \text{ ns (74AS373 max delay)} + 1 \text{ ns (74ALS04B min delay)} = 45 \text{ ns}$
3. Minimum $\overline{\text{CS}}$ setup time to clock high (DP8422-20 needs 14 ns, #300):
 $45 \text{ ns (\#2 above)} - 10 \text{ ns (max 74ALS138 decoder)} = 35 \text{ ns}$
4. Determining t_{RAC} during a normal access ($\overline{\text{RAS}}$ access time needed by the DRAM):
 $200 \text{ ns (two clock periods to do the access)} - 32 \text{ ns (CLK to } \overline{\text{RAS}} \text{ low max, DP8422-20 \#307)} - 15 \text{ ns (8086/186/88/188 data setup time, TDVCL)} - 8 \text{ ns (74AS245A max delay)} - 5 \text{ ns (74AS04 max delay, clock skew)} = 140 \text{ ns}$
Therefore the t_{RAC} of the DRAM must be 140 ns or less.
5. Determining t_{CAC} during a normal access ($\overline{\text{CAS}}$ access time) and column address access time needed by the DRAM:
 $200 \text{ ns} - 89 \text{ ns (CLK to } \overline{\text{CAS}} \text{ low on DP8422A-20, \#308a)} - 15 \text{ ns} - 8 \text{ ns} - 5 \text{ ns} = 83 \text{ ns}$
Therefore the t_{CAC} of the DRAM must be 83 ns or less.
6. Minimum SRDY (Synchronous ReaDY) setup time to SYSCLK low (CLK to DP8422A is inverted from SYSCLK), 8086/186/88/188 SRDY input needs 15 ns, TSTRYCL:
 $100 \text{ ns (one clock period)} - 39 \text{ ns (DP8422A-20 max delay to } \overline{\text{WAIT}} \text{ 0 high after arbitration, parameter \#17)} = 61 \text{ ns}$

Note: Calculations can be performed for different frequencies, different logic (ALS or CMOS . . . etc), or the DP8422A-25, and/or different combinations of wait states by substituting the appropriate values into the above equations.

V 8086/186/88/188 TIMING CALCULATIONS FOR DESIGN AT 16 MHz WITH ONE WAIT STATE DURING NORMAL ACCESSES (THE $\overline{\text{WAIT}} \text{ 1 INPUT OF THE DP8422A SHOULD BE TIED LOW)}$

1. Minimum ALE high setup time to CLOCK high (DP8422A-20 needs 16 ns, #301a):
 $62.5 \text{ ns (one clock period)} - 9 \text{ ns (maximum delay through two 74AS04s)} - 6 \text{ ns (74AS08 max delay)} = 47.5 \text{ ns}$
2. Minimum address setup time to CLK high (DP8422A-20 needs 20 ns, #303):
 $62.5 \text{ ns (one clock period)} - 33 \text{ ns (min address valid delay, TCLAV parameter in 80C186 data sheet)} - 6 \text{ ns (74AS373 max delay)} + 1 \text{ ns (74ALS04B min delay)} = 24.5 \text{ ns}$
3. Minimum $\overline{\text{CS}}$ setup time to clock high (DP8422A-20 needs 14 ns, #300):
 $24.5 \text{ ns (\#2 above)} - 10 \text{ ns (max 74ALS138 decoder)} = 14.5 \text{ ns}$
4. Determining t_{RAC} during a normal access ($\overline{\text{RAS}}$ access time needed by the DRAM):
 $182.5 \text{ ns (three clock periods to do the access)} - 32 \text{ ns (CLK to } \overline{\text{RAS}} \text{ low max, DP8422A-20 \#307)} - 15 \text{ ns (8086/186/88/188 data setup time, TDVCL)} - 8 \text{ ns (74S245A max delay)} - 5 \text{ ns (74AS04 max delay, clock skew)} = 122.5 \text{ ns}$
Therefore the t_{RAC} of the DRAM must be 122.5 ns or less.
5. Determining t_{CAC} during a normal access ($\overline{\text{CAS}}$ access time) and column address access time needed by the DRAM:
 $182.5 \text{ ns} - 89 \text{ ns (CLK to } \overline{\text{CAS}} \text{ low on DP8422A-20, \#308a)} - 15 \text{ ns} - 8 \text{ ns} - 5 \text{ ns} = 65.6 \text{ ns}$
Therefore the t_{CAC} of the DRAM must be 65.5 ns or less.
6. Minimum SRDY (Synchronous ReaDY) setup time to SYSCLK low (CLK to DP8422A is inverted from SYSCLK), 8086/186/88/188 SRDY input needs 15 ns, TSTRYCL:
 $62.5 \text{ ns (one clock period)} - 39 \text{ ns (DP8422A-20 max delay to } \overline{\text{WAIT}} \text{ 1 high, parameter \#17)} = 23.5 \text{ ns}$

Note: Calculations can be performed for different frequencies, different logic (ALS or CMOS . . . etc), the DP8422A-25 and/or different combinations of wait states by substituting the appropriate values into the above equations.




TL/F/9738-1

@May not be needed in all memory applications

*If using the 8086/88 the two inverters (74AS04) and the "AND" gate (74AS08) are not needed, ALE from the 8086/88 can be directly connected to the DP8420A/21A/22A ALE input.


FIGURE 1. 80186 Block Diagram



TL/F/9738-2

FIGURE 2. 80186 Timing

DRAM Speed Vs. Processor Speed, (DRAM Speed References the \overline{RAS} Access Time, t_{RAC} , of the DRAM, using DP8422A-25 Timing Specifications)



TL/F/9738-3

Lit # 100544

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 1111 West Bardin Road
 Arlington, TX 76017
 Tel: 1(800) 272-9959
 Fax: 1(800) 737-7018

National Semiconductor Europe
 Fax: (+49) 0-180-530 85 86
 Email: cnjwge@tevm2.nsc.com
 Deutsch Tel: (+49) 0-180-530 85 85
 English Tel: (+49) 0-180-532 78 32
 Français Tel: (+49) 0-180-532 93 58
 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
 19th Floor, Straight Block,
 Ocean Centre, 5 Canton Rd.
 Tsimshatsui, Kowloon
 Hong Kong
 Tel: (852) 2737-1600
 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
 Tel: 81-043-299-2309
 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.